

4953A

Dual 30V P-Channel PowerTrench[®] MOSFET

General Description



This P-Channel MOSFET is a rugged gate version of Fairchild Semiconductor's advanced PowerTrench process. It has been optimized for power management applications requiring a wide range of gate drive voltage ratings (4.5V – 25V).

Applications

- Power management
- Load switch
- Battery protection

Features

- -5.3 A, -30 V $R_{DS(ON)} = 55\text{ m}\Omega @ V_{GS} = -10\text{ V}$
 $R_{DS(ON)} = 85\text{ m}\Omega @ V_{GS} = -4.5\text{ V}$
- Low gate charge (6nC typical)
- Fast switching speed
- High performance trench technology for extremely low $R_{DS(ON)}$
- High power and current handling capability



Absolute Maximum Ratings T_A=25°C unless otherwise noted

| Symbol | Parameter | Rated | Units |
|-----------------------------------|--|-------------|-------|
| V _{DSS} | Drain-Source Voltage | -30 | V |
| V _{GSS} | Gate-Source Voltage | ±20 | V |
| I _b | Drain Current – Continuous (Note 1a) | -5.3 | A |
| | – Pulsed | -20 | |
| P _b | Power Dissipation for Dual Operation | 2 | W |
| P _b | Power Dissipation for Single Operation (Note 1a) | 1.6 | |
| | (Note 1b) | 1 | |
| | (Note 1c) | 0.9 | |
| T _J , T _{STG} | Operating and Storage Junction Temperature Range | -55 to +175 | °C |

Thermal Characteristics

| | | | |
|------------------|---|----|------|
| R _{θJA} | Thermal Resistance, Junction-to-Ambient (Note 1a) | 78 | °C/W |
| R _{θJC} | Thermal Resistance, Junction-to-Case (Note 1) | 40 | °C/W |

Package Marking and Ordering Information

| Device Marking | Device | Reel Size | Tape width | Quantity |
|----------------|--------|-----------|------------|------------|
| 4953A | 4953A | 13" | 12mm | 2500 units |



Electrical Characteristics

$T_A = 25^\circ\text{C}$ unless otherwise noted

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
|---|---|---|-----|----------|----------|---------------|
| Off Characteristics | | | | | | |
| BV_{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0\text{ V}, I_b = -250\ \mu\text{A}$ | -30 | | | V |
| $\frac{\Delta BV_{DSS}}{\Delta T_J}$ | Breakdown Voltage Temperature Coefficient | $I_b = -250\ \mu\text{A}$, Referenced to 25°C | | -23 | | mV/°C |
| I_{DSS} | Zero Gate Voltage Drain Current | $V_{DS} = -24\text{ V}, V_{GS} = 0\text{ V}$ | | | -1 | μA |
| I_{GSSF} | Gate-Body Leakage, Forward | $V_{GS} = -20\text{ V}, V_{DS} = 0\text{ V}$ | | | -100 | nA |
| I_{GSSR} | Gate-Body Leakage, Reverse | $V_{GS} = 20\text{ V}, V_{DS} = 0\text{ V}$ | | | 100 | nA |
| On Characteristics (Note 2) | | | | | | |
| $V_{GS(th)}$ | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_b = -250\ \mu\text{A}$ | -1 | -1.7 | -3 | V |
| $\frac{\Delta V_{GS(th)}}{\Delta T_J}$ | Gate Threshold Voltage Temperature Coefficient | $I_b = -250\ \mu\text{A}$, Referenced to 25°C | | 4.5 | | mV/°C |
| $R_{DS(on)}$ | Static Drain-Source On-Resistance | $V_{GS} = -10\text{ V}, I_b = -5.3\text{ A}$ $V_{GS} = -4.5\text{ V}, I_b = -4.2\text{ A}$ | | 52 82 | 55 85 | m Ω |
| $I_{D(on)}$ | On-State Drain Current | $V_{GS} = -10\text{ V}, V_{DS} = -5\text{ V}$ | -20 | | | A |
| g_{FS} | Forward Transconductance | $V_{DS} = -5\text{ V}, I_b = -5\text{ A}$ | | 10 | | S |
| Dynamic Characteristics | | | | | | |
| C_{iss} | Input Capacitance | $V_{DS} = -15\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$ | | 528 | | pF |
| C_{oss} | Output Capacitance | | | 132 | | pF |
| C_{rss} | Reverse Transfer Capacitance | | | 70 | | pF |
| Switching Characteristics (Note 2) | | | | | | |
| $t_{d(on)}$ | Turn-On Delay Time | $V_{DD} = -15\text{ V}, I_b = -1\text{ A},$ $V_{GS} = -10\text{ V}, R_{GEN} = 6\ \Omega$ | | 7 | 14 | ns |
| t_r | Turn-On Rise Time | | | 13 | 24 | ns |
| $t_{d(off)}$ | Turn-Off Delay Time | | | 14 | 25 | ns |
| t_f | Turn-Off Fall Time | | | 9 | 17 | ns |
| Q_g | Total Gate Charge | $V_{DS} = -15\text{ V}, I_b = -5\text{ A},$ $V_{GS} = -5\text{ V}$ | | 6 | 9 | nC |
| Q_{gs} | Gate-Source Charge | | | 2.2 | | nC |
| Q_{gd} | Gate-Drain Charge | | | 2 | | nC |
| Drain-Source Diode Characteristics and Maximum Ratings | | | | | | |
| I_S | Maximum Continuous Drain-Source Diode Forward Current | | | | -1.3 | A |
| V_{SD} | Drain-Source Diode Forward Voltage | $V_{GS} = 0\text{ V}, I_S = -2.6\text{ A}$ (Note 2) | | -0.8 | -1.28 | V |

Notes:

- $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c.
 Transient thermal response will change depending on the circuit board design.