


***Bi-Directional Triode Thyristor***


**Features**

- Repetitive Peak off-State Voltage:800V
- R.M.S On-State Current( $I_{T(RMS)}$ )=1A
- Low on-state voltage:  $V_{TM}=1.2(\text{typ.})@ I_{TM}$
- Low reverse and forward blocking current:  
 $I_{DRM}=500\mu A@TC=125^{\circ}C$
- Low holding current:  $I_H=4mA$  (typ.)
- High Commutation  $dV/dt$ .



**General Description**

General purpose switching and phase control applications. These devices are intended to be interfaced directly to micro-controllers, logic integrated circuits and other low power gate trigger circuits such as fan speed and temperature modulation control, lighting control and static switching relay.



**Absolute Maximum Ratings** ( $T_J=25^{\circ}C$  unless otherwise specified)


symbol	Parameter	condition	Ratings	Units
$V_{DRM}$	Repetitive Peak Off-State Voltage		800	V
$I_{T(RMS)}$	R.M.S On-State Current	$T_c=86^{\circ}C$	1	A
$I_{TSM}$	Surge On-State Current	Full sine wave, 20/16.7ms	12.5/13.8	A
$I^2t$	$I^2t$		1.28	$A^2s$
$P_{GM}$	Peak Gate Power Dissipation		5.0	W
$P_{G(AV)}$	Average Gate Power Dissipation		0.5	W
$I_{GM}$	Peak Gate Current		2.0	A
$V_{GM}$	Peak Gate Voltage		5	V
$T_J$	Operating Junction Temperature		125	$^{\circ}C$
$T_{STG}$	Storage Temperature		-40~150	$^{\circ}C$

**Thermal Characteristics**


Symbol	Parameter	Value	Units
$R_{\theta Jc}$	Thermal Resistance Junction to Case	60	$^{\circ}C/W$

**Electrical Characteristics**( $T_C=25^{\circ}\text{C}$  unless otherwise noted)


Symbol	Items	conditions	Ratin			Unit	
			Min	Typ	Max		
$I_{\text{DRM}}$	Repetitive Peak Off-State Current	$V_D=V_{\text{DRM}}$ , Single Phase, Half Wave $T_J=125^{\circ}\text{C}$	-	0.1	0.5	mA	
$V_{\text{TM}}$	Peak On-State Voltage	$I_T=35\text{A}$ , Inst.Measurement	-	1.2	1.5	V	
$I_{\text{GT}}$	Gate Trigger Current	$V_D=12\text{V}, R_L=100\Omega$	T2+G+	-	0.4	5	mA
			T2+G-	-	1.3	5	
			T2-G-	-	1.4	5	
			T2-G+	-	3.8	7	
$V_{\text{GT}}$	Gate Trigger Voltage	$V_D=12\text{V}, R_L=100\Omega$	T2+G+	-	-	1.5	V
			T2+G-	-	-	1.5	
			T2-G-	-	-	1.5	
			T2-G+	-	-	1.5	
$V_{\text{GD}}$	Non-Trigger Gate Voltage	$T_J=125^{\circ}\text{C}, V_D=V_{\text{DRM}}, R_L=3.3\text{K}\Omega$	0.2	-	-	V	
$dv/dt$	Critical Rate of Rise Off-State Voltage at Commutation	$V_D=67\%V_{\text{DRM(MAX)}}$ $T_J=125^{\circ}\text{C}, R_{\text{GK}}=1\text{K}\Omega$	10	20	-	$\text{V}/\mu\text{s}$	
$I_{\text{H}}$	Holding Current	$V_D=12\text{V}, I_{\text{GT}}=0.1\text{A}$	-	1.3	5	mA	
$I_{\text{L}}$	Latching current	$V_D=12\text{V}, I_{\text{GT}}=0.1\text{A}$	T2+G+	-	1.2	5	mA
			T2+G-	-	4.0	5	
			T2-G-	-	1.0	8	
			T2-G+	-	2.5	5	
tgt	Gate controlled turn-on time	$I_{\text{TM}}=1.5\text{A}, V_{\text{DM}}=V_{\text{DRM(MAX)}}$ , $I_{\text{G}}=0.1\text{A}, dl_G/dt=5\text{A}/\mu\text{s}$	-	2	-	$\mu\text{s}$	




**Fig.1.  $P_{tot} - I_{T(RMS)}$**




**Fig.2  $I_{TSM} - tp$**




**Fig.3  $I_{T(RMS)} - T_{mb}$**



**Fig.4  $I_{T(RMS)} - ts$**



**Fig.5  $I_{GT}(T_j)/I_{GT}(25^\circ C) - T_j$**



**Fig.6  $V_{TM} - I_T$**

**TO-92 Package Dimension**

