

Date: - 1 July, 2008

Data Sheet Issue:- 1

# **Provisional Data**

# Medium Voltage Thyristor

Type K0566L#440 to K0566L#520

Development Type No. KX191LC440-520

## **Absolute Maximum Ratings**

	VOLTAGE RATINGS		MAXIMUM LIMITS	UNITS
$V_{DRM}$	Repetitive peak off-state voltage, (note 1)		4400-5200	V
$V_{DSM}$	Non-repetitive peak off-state voltage, (note 1)		4400-5200	V
$V_{RRM}$	Repetitive peak reverse voltage, (note 1)	<u> </u>	4400-5200	V
$V_{RSM}$	Non-repetitive peak reverse voltage, (note 1)		4500-5300	V

	OTHER RATINGS		MAXIMUM LIMITS	UNITS
$I_{T(AV)M}$	Maximum average on-state current, T <sub>sink</sub> =55°C, (no	ote 2)	566	Α
$I_{T(AV)M}$	Maximum average on-state current. T <sub>sink</sub> =85°C, (no	ote 2)	399	Α
$I_{T(AV)M}$	Maximum average on-state current, I <sub>sink</sub> =85°C, (no	ote 3)	252	Α
I <sub>T(RMS)</sub>	Nominal RMS on-state current, T <sub>sink</sub> =25°C, (note 2	)	1100	Α
I <sub>T(d.c.)</sub>	D.C. on-state current, T <sub>sink</sub> =25°C, (note 4)	>	994	Α
I <sub>TSM</sub>	Peak non-repetitive surge t <sub>p</sub> =10ms, V <sub>m</sub> =60%V <sub>RRM</sub>	6000	Α	
I <sub>TSM2</sub>	Peak non-repetitive surge t <sub>p</sub> =10ms, V <sub>rm</sub> ≤10V <sub>p</sub> (note	e 5)	6600	Α
l <sup>2</sup> t	$I^2$ t capacity for fusing $t_p=10$ ms, $V_{rm}=60\%V_{RRM}$ , (not	180×10 <sup>3</sup>	A <sup>2</sup> s	
l <sup>2</sup> t	I <sup>2</sup> t capacity for fusing t <sub>p</sub> =10ms, V <sub>rm</sub> ≤10V, (note 5)		218×10 <sup>3</sup>	A <sup>2</sup> s
		continuous, 50Hz	150	
(di/dt) <sub>cr</sub>	Critical rate of rise of on state current, (Note 6)	repetitive, 50Hz, 60s	300	A/µs
		non-repetitive	600	
$V_{RGM}$	Peak reverse gate voltage	5	V	
P <sub>G(AV)</sub>	Mean forward gate power	2	W	
$P_{GM}$	Peak forward gate power	30	W	
T <sub>j op</sub>	Operating temperature range		-40 to +125	°C
T <sub>stg</sub>	Storage temperature range		-40 to +150	°C

#### Notes

- 1) De-rating factor of 0.13% per °C is applicable for T<sub>j</sub> below 25°C.
- 2) Double side cooled, single phase; 50Hz, 180° half-sinewave.
- 3) Single side cooled, single phase; 50Hz, 180° half-sinewave.
- 4) Double side cooled.
- 5) Half-sinewaye, 125°C T<sub>i</sub> initial.
- 6) V<sub>D</sub>=67% V<sub>DRM</sub>, I<sub>FG</sub>=2A, t<sub>r</sub>≤0.5μs, T<sub>case</sub>=125°C.




# **Characteristics**

	PARAMETER	MIN.	TYP.	MAX.	TEST CONDITIONS (Note 1)	UNITS
$V_{TM}$	Maximum peak on-state voltage	-	-	2.25	I <sub>TM</sub> =500A	V
$V_{TM}$	Maximum peak on-state voltage	-	-	4.05	I <sub>TM</sub> =1500A	V
$V_{T0}$	Threshold voltage	-	-	1.36		V
r <sub>T</sub>	Slope resistance	-	-	1.79		mΩ
(dv/dt) <sub>cr</sub>	Critical rate of rise of off-state voltage	1000	-	-	V <sub>D</sub> =80% V <sub>DRM</sub> , linear ramp, gate o/c	V/µs
I <sub>DRM</sub>	Peak off-state current	-	-	50	Rated V <sub>DRM</sub>	mA
I <sub>RRM</sub>	Peak reverse current	-	-	50/	Rated V <sub>RRM</sub>	mA
V <sub>tr</sub>	On-state recovery voltage	-	10	-	I <sub>T</sub> =2×I <sub>T(AV,M</sub> , t <sub>p</sub> =10ms, T <sub>case</sub> =25°C	V
V <sub>GT</sub>	Gate trigger voltage	-	-	<b>₹</b> 3.0 <b>₹</b>	7-25°0	V
I <sub>GT</sub>	Gate trigger current	-	-	300	V <sub>D</sub> =10V, I <sub>T</sub> =3A	mA
$V_{GD}$	Gate non-trigger voltage	-	-	0.25	Rated V <sub>DRM</sub>	V
I <sub>H</sub>	Holding current	-	-	1000	T <sub>j</sub> =25°C	mA
t <sub>gd</sub>	Gate-controlled turn-on delay time	-	0.6	10	V <sub>D</sub> =57% V <sub>DRM</sub> , I <sub>T</sub> =800A, di/dt=10A/μs,	μs
t <sub>gt</sub>	Turn-on time	-	1.2	2,0	I <sub>FG</sub> =2A, t <sub>r</sub> =0.5μs, T <sub>j</sub> =25°C	μs
Q <sub>rr</sub>	Recovered charge	-	2200	2400		μC
$Q_{ra}$	Recovered charge, 50% chord	-	1000	<u> </u>	/ I <sub>TM</sub> =500A, t₀=1000μs, di/dt=10A/μs,	μC
I <sub>rm</sub>	Reverse recovery current	- /	100		√ <sub>r</sub> =100V	Α
t <sub>rr</sub>	Reverse recovery time, 50% chord	-(	20 <	( )		μs
t <sub>q</sub>	Turn-off time	-\	659 900		$I_{TM}$ =1000A, $t_p$ =1000 $\mu$ s, $di/dt$ =10A/ $\mu$ s, $V_r$ =100V, $V_{dr}$ =80% $V_{DRM}$ , $dV_{dr}/dt$ =20V/ $\mu$ s $I_{TM}$ =1000A, $t_p$ =1000 $\mu$ s, $di/dt$ =10A/ $\mu$ s,	μs
			300	0.000	$V_r = 100V$ , $V_{dr} = 80\%V_{DRM}$ , $dV_{dr}/dt = 200V/\mu s$	16004
$R_{thJK}$	Thermal resistance, junction to heatsink	(- )		0.032	Double side cooled	K/W
			-	0.064	Single side cooled	K/W
F	Mounting force	10	<b>&gt;</b> -	20		kN
$W_t$	Weight	-	340	-		g

## Notes:-

Unless otherwise indicated T<sub>j</sub>=125°C.
For other clamp forces consult factory.





#### **Notes on Ratings and Characteristics**

## 1.0 Voltage Grade Table

Voltage Grade	$V_{ m DRM}V_{ m DSM}V_{ m RRM}$	V <sub>RSM</sub> V	V <sub>D</sub> /V <sub>R</sub> DC V
4400	4400	4500	2080
4800	4800	4900	2160
5000	5000	5100	2200
5200	5200	5300	2240

## 2.0 Extension of Voltage Grades

This report is applicable to other voltage grades when supply has been agreed by Sales/Production.

## 3.0 De-rating Factor


A blocking voltage de-rating factor of 0.13%/°C is applicable to this device for  $T_i$  below 25°C.

#### 4.0 Repetitive dv/dt

Standard dv/dt is 1000V/µs.

#### 5.0 Gate Drive

The nominal requirement for a typical gate drive is illustrated below. An open circuit voltage of at least 30V is assumed. This gate drive must be applied when using the full di/dt capability of the device.



The magnitude of  $I_{GM}$  should be between five and ten times  $I_{GT}$ , which is shown on page 2. Its duration  $(t_{p1})$  should be 20µs or sufficient to allow the anode current to reach ten times  $I_L$ , whichever is greater. Otherwise, an increase in pulse current could be needed to supply the necessary charge to trigger. The 'back-porch' current  $I_G$  should remain flowing for the same duration as the anode current and have a magnitude in the order of 1.5 times  $I_{GT}$ .

#### 6.0 Frequency Ratings

The curves illustrated in figures 17 & 18 are for guidance only and are superseded by the maximum ratings shown on page 1. For operation above line frequency, please consult the factory for assistance.

# 7.0 Rate of kise of on-state current

The maximum un-primed rate of rise of on-state current must not exceed 600A/µs at any time during turnon on a non-repetitive basis. For repetitive performance, the on-state rate of rise of current must not exceed 300A/µs at any time during turn-on. Note that these values of rate of rise of current apply to the total device current including that from any local snubber network.

#### 8.0 Square wave frequency ratings

These ratings/are given for load component rate of rise of on-state current of 50A/µs.

# 9.0 Computer Modelling Parameters

# 9.1 Device Dissipation Calculations

$$I_{_{AV}} = \frac{-V_{_{T0}} + \sqrt{{V_{_{T0}}}^2 + 4 \cdot ff^2 \cdot r_{_{T}} \cdot W_{_{AV}}}}{2 \cdot ff^2 \cdot r_{_{T}}}$$

$$W_{AV} = \frac{\Delta T}{R_{th}}$$

$$\Delta T = T_{j \max} - T_{Hs}$$

Where  $V_{T0}$ =1.36V,  $r_T$ =1.79m $\Omega$ ,

 $R_{th}$  = Supplementary thermal impedance, see table below and

ff = Form factor, see table below.

Supplementary Thermal Impedance							
Conduction Angle	30°	60°	/90°/	120°	180°	270°	d.c.
Square wave Double Side Cooled	0.0480	0.0436	0.0413	0.0388	0.0360	0.0345	0.0320
Square wave Single Side Cooled	0.0790	0.0769	0.0740	0.0716	0.0688	0.0665	0.0640
Sine wave Double Side Cooled	0.0415	0.0394	0.0378	0.0355	0.0320		
Sine wave Single Side Cooled	0.0735	0.0718	0.0701	0.0679	0.0640		

Form Factors							
Conduction Angle	30°	60°	90°/	) 120°	180°	270°	d.c.
Square wave	3.464	2.449	7 2	1.732	1.414	1.149	1
Sine wave	3.98	2.778	2.22	1.879	1.57		

# 9.2 D.C. Thermal Impedance Calculation

$$r = \sum_{p=1}^{p=n} r_p \cdot 1 - e^{\frac{-t}{\tau_p}}$$

Where p = 1 to n, n is the number of terms in the series and:

- t = Duration of heating pulse in seconds.
- r, = Thermal resistance at time/t.
- $r_p$  = Amplitude of  $p_{th}$  term.  $\tau_p$  = Time Constant of  $r_{th}$  term.

The coefficients for this device are shown in the tables below:

D.C. Double Side Cooled						
Term 1	2	3	4			
r <sub>p</sub> ( 0.01771901	4.240625×10 <sup>-3</sup>	6.963806×10 <sup>-3</sup>	3.043661×10 <sup>-3</sup>			
$\tau_p$ 0.7085781	0.1435833	0.03615196	2.130842×10 <sup>-3</sup>			

D.C. Single Side Cooled					
Term 1	2	3	4	5	
<i>r<sub>p</sub></i> \ 0.03947164	0.01022837	8.789912×10 <sup>-3</sup>	4.235162×10 <sup>-3</sup>	1.907609×10 <sup>-3</sup>	
τ <sub>p</sub> 4.090062	1.078983	0.08530917	0.01128791	1.240861×10 <sup>-3</sup>	

# 9.3 Calculating V<sub>T</sub> using ABCD Coefficients

The on-state characteristic I<sub>T</sub> vs. V<sub>T</sub>, on page 6 is represented in two ways;

- (i) the well established  $V_{T0}$  and  $r_T$  tangent used for rating purposes and
- (ii) a set of constants A, B, C, D, forming the coefficients of the representative equation for  $V_T$  in terms of  $I_T$  given below:

$$V_T = A + B \cdot \ln(I_T) + C \cdot I_T + D \cdot \sqrt{I_T}$$

The constants, derived by curve fitting software, are given below for the hot and cold characteristics. The resulting values for  $V_T$  agree with the true device characteristic over a current range, which is limited to that plotted.

	25°C Coefficients		125°C Coefficients
Α	-3.601622e <sup>-3</sup>	Α	1.819017
В	0.3236869	В	0.79521
С	1.366986e <sup>-3</sup>	С	2.47e <sup>-3</sup>
D	-0.03236849	D	-0.094268

## 10.0 Snubber Components

When selecting snubber components, care must be taken not to use excessively large values of snubber capacitor or excessively small values of snubber resistor. Such excessive component values may lead to device damage due to the large resultant values of snubber discharge current. If required, please consult the factory for assistance.

## 11.0 Reverse recovery ratings

- (i) Q<sub>ra</sub> is based on 50% I<sub>rm</sub> chord as shown in Fig. 1
- (ii)  $Q_{rr}$  is based on a 150 $\mu$ s integration time i.e.

$$Q_{rr} = \int_{0}^{150 \,\mu s} i_{rr}.dt$$






Fig. 1

# 12.0 Duty cycle lines

The 100% duty cycle is represented on the frequency ratings by a straight line. Other duties can be included as parallel to the first.

# **Curves**

Figure 1 – On-state characteristics of Limit device




Figure 3 - Gate characteristics - Trigger limits








Figure 4 – Gate characteristics – Power curves












Figure 9 – On-state current vs. Power dissipation – Double Side Cooled (Sine wave)




Figure 11 – On-state current vs. Power dissipation – Double Side Cooled (Square wave)





Figure 10 – On-state current vs. Heatsink temperature – Double Side Cooled (Sine wave)



Eigure 12 – On-state current vs. Heatsink temperature – Double Side Cooled (Square wave)




Figure 13 – On-state current vs. Power dissipation – Single Side Cooled (Sine wave)




Figure 15 – On-state current vs. Power dissipation –




Figure 14 – On-state current vs. Heatsink temperature – Single Side Cooled (Sine wave)




Figure 16 – On-state current vs. Heatsink temperature – Single Side Cooled (Square wave)




Figure 17 – Square Wave Frequency Ratings




Figure 18 - Sine Wave Frequency Ratings






Figure 19 – Maximum surge and I<sup>2</sup>t Ratings



## **Outline Drawing & Ordering Information**



IXYS Corporation

1590 Buckeye Drive Milpitas CA95035-7418 USA

Tei: +1 (408) 457 9000 Fax: +1 (408) 496 0670 E-mail: sales@ixys.net www.westcode.com

www.ixys.net

IXYS Long Beach

3270 Cherry Avenue Long Beach CA 90807 USA Tel: +1 (562) 595 6971

Fax: +1 (562) 595 6971 Fax: +1 (562) 595 8182 E-mail: WSI.sales@westcode.com

The information contained herein is confidential and is protected by Copyright. The information may not be used or disclosed except with the written permission of and in the manner permitted by the proprietors Westcode Semiconductors Ltd.

In the interest of product improvement, Westcode reserves the right to change specifications at any time without prior notice.

Devices with a suffix code (2-letter, 3-letter or letter/digit/letter combination) added to their generic code are not necessarily subject to the conditions and limits contained in this report.

© Westcode Semiconductors Ltd.