Designer's Data Sheet

TMOS E-FET High Energy Power FET


N-Channel Enhancement-Mode Silicon Gate


This advanced high voltage TMOS E-FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode

MTM10N100E

TMOS POWER FET 10 AMPERES rDS(on) = 1.2 OHMS 1000 VOLTS





MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Volts Vdc Vdc Adc	
Drain-to-Source Voltage	V _{DSS}	1000		
Drain-to-Gate Voltage, RGS = 1.0 M Ω	VDGR	1000		
Gate-to-Source Voltage — Continuous — Non-Repetitive	· VGS VGSM	± 20 ± 40		
Drain Current — Continuous — Pulsed	l _D	10 40		
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	P _D 300 2.4		
Operating and Storage Temperature Range	TJ, T _{stq}	-55 to 150	°C	

UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS ($T_{\text{J}} < 150^{\circ}\text{C}$)

Single Pulse Drain-to-Source Avalanche Energy — T _J = 25°C	W _{DSS} (1)	1000	mJ
— T _J = 100°C		160	
Repetitive Pulse Drain-to-Source Avalanche Energy	W _{DSS} (2)	30	

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction-to-Ambient	$R_{ heta JC} R_{ heta JA}$	0.416 30	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 5 seconds	TL	275	°C

⁽¹⁾ $V_{DD} = 50 \text{ V}, I_{D} = 10 \text{ A}$

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

TMOS and Designer's are trademarks of Motorola Inc.

⁽²⁾ Pulse Width and frequency is limited by T_{J(max)} and thermal response

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

	Characteristics	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown	N Voltage (V _{GS} = 0, I _D = 0.25 mA)	V(BR)DSS	1000	_		Vdc
Zero Gate Voltage Drain Cu	urrent ($V_{DS} = 1000 \text{ V}, V_{GS} = 0$) ($V_{DS} = 1000 \text{ V}, V_{GS} = 0, T_J = 125^{\circ}\text{C}$)	IDSS	_	_	0.25 1.0	mAdo
Gate-Body Leakage Current	t — Forward (VGSF = 20 Vdc, VDS = 0)	IGSSF	_	_	100	nAdc
Gate-Body Leakage Curren	t — Reverse (VGSR = 20 Vdc, VDS = 0)	IGSSR		_	100	nAdo
ON CHARACTERISTICS*				•		
	OS = V _G S, I _D = 0.25 mAdc) J = 125°C)	V _{GS(th)}	2.0 1.5	3.0	4.0 3.5	Vdc
Static Drain-to-Source On-F	Resistance (V _{GS} = 10 Vdc, I _D = 5.0 Adc)	rDS(on)		_	1.2	Ohms
Drain-to-Source On-Voltage ($I_D = 10 \text{ A}$) ($I_D = 5.0 \text{ A}$, $T_J = 125^{\circ}\text{C}$)		VDS(on)	_	_	14 14	Vdc
Forward Transconductance	(V _{DS} = 15 Vdc, I _D = 5.0 Adc)	g _{FS}	5.0	_	_	mhos
YNAMIC CHARACTERISTIC	S				<u> </u>	······
Input Capacitance		C _{iss}		3900	_	pF
Output Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz})$	Coss		300	_	
Transfer Capacitance		C _{rss}		65	_	
WITCHING CHARACTERIST	CS*					•
Turn-On Delay Time		^t d(on)	_	40	_	ns
Rise Time	$(V_{DD} = 250 \text{ V}, I_{D} = 5.0 \text{ A},$	t _r		100		
Turn-Off Delay Time	$R_{gen} = 4.3 \text{ ohms}$	^t d(off)	_	100	_	
Fall Time		tf	_	100	_	
Total Gate Charge		Q_{g}	_	100	140	nC
Gate-Source Charge	$(V_{DS} = 400 \text{ V, I}_{D} = 10 \text{ A,} $ $V_{GS} = 10 \text{ V)}$	Qgs	_	20	_	
Gate-Drain Charge	VGS = 10 V/	Q _{gd}	_	40	_	1
OURCE-DRAIN DIODE CHAI	RACTERISTICS					
Forward On-Voltage		V _{SD}	_	_	1.5	Vdc
Forward Turn-On Time	$(I_S = 10 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s})$	ton	_	**	_	ns
Reverse Recovery Time		t _{rr}	_	600	1000	
NTERNAL PACKAGE INDUC	TANCE					
Internal Drain Inductance (Measured from the conta and center of the die)	act screw on the header closer to the source pin	LD		5.0		nH
Internal Source Inductance		LS		12.5		1

^{*}Indicates Pulse Test: Pulse Width = 300 μ s max, Duty Cycle = 2.0%.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not authorized for use as components in life support devices or systems intended for surgical implant into the body or intended to support or sustain life. Buyer agrees to notify Motorola of any such intended end use whereupon Motorola shall determine availability and suitability of its product or products for the use intended. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

^{**}Limited by circuit inductance.

TYPICAL ELECTRICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 2. Gate Threshold Variation
With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation
With Temperature




Figure 5. On-Resistance versus Drain Current






Figure 6. On-Resistance versus Temperature



SAFE OPERATING AREA INFORMATION

Figure 7. Maximum Rated Forward Biased Safe Operating Area



FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

Figure 8. Thermal Response




Figure 9. Capacitance Variation





Figure 10. Gate Charge versus Gate-To-Source Voltage



MTM10N100E MOTOROLA

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of IFM and peak VDS for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increases with increasing rate of change of source current so dl_s/dt is specified with a maximum value. Higher values of dl_s/dt require an appropriate derating of I_{FM}, peak V_{DS} or both. Ultimately dl_s/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

VDS(pk) is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as IS decays from IRM to zero.

 $R_{\mbox{\footnotesize{GS}}}$ should be minimized during commutation. T $_{\mbox{\footnotesize{J}}}$ has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with dl_{S}/dt of 400 A/ μ s.

Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit






Figure 15. Unclamped Inductive Switching Waveforms



RESISTIVE SWITCHING


Figure 16. Switching Test Circuit

Figure 17. Switching Waveforms




^{*}Note: The Mirror is shorted to the Kelvin terminal for this test.


Figure 18. Gate Charge Test Circuit



 $V_{in} = 15 V_{pk}$; PULSE WIDTH $\leq 100 \mu s$, DUTY CYCLE $\leq 10\%$

OUTLINE DIMENSIONS





Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



