Order this document
by MTM10N25/D

MOTOROLA
SEMICONDUCTORS
P.O. BOX 20912 • PHOENIX, ARIZONA 85036

MTM10N25
MTP10N25

Designer's Data Sheet

10 AMPERE

N-CHANNEL TMOS POWER FET

$r_{DS(on)}$ = 0.45 OHM
250 VOLTS

N-CHANNEL ENHANCEMENT MODE SILICON GATE TMOS POWER FIELD EFFECT TRANSISTOR

These TMOS Power FETs are designed for 120 V line operated high speed power switching applications such as motor controls, switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designers Data — I_{DSS}, $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source to Drain Diode Characterized for Use With Inductive Loads

TMOS™



MAXIMUM RATINGS

Rating	Symbol	MTM10N25 MTP10N25	Unit
Drain — Source Voltage	V_{DSS}	250	Vdc
Drain — Gate Voltage (R_{GS} = 1.0 MΩ)	V_{DGR}	250	Vdc
Gate — Source Voltage	V_{GS}	±20	Vdc
Drain Current Continuous Pulsed	 I_D I_{DM}	 10 30	Adc
Gate Current — Pulsed	I_{GM}	1.5	Adc
Total Power Dissipation @ T_C = 25°C Derate above 25°C	P_D	 100 0.8	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.25	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves—representing boundaries on device characteristics—are given to facilitate "worst case" design.

MTM10N25





STYLE 3
PIN 1. GATE
2. SOURCE
CASE DRAIN

NOTES:
1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

DIM	MILLIMETERS MIN	MAX	INCHES MIN	MAX
A	–	39.37	–	1.550
B	–	21.08	–	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	–	26.67	–	1.050
U	2.54	3.05	0.100	0.120

TO-204AA
CASE 1-04
TO-3 TYPE

MTP10N25



STYLE 5.
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

DIM	MILLIMETERS MIN	MAX	INCHES MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14		0.045	

CASE 221A-02
TO-220AB

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage (V_{GS} = 0, I_D = 5.0 mA) **MTM10N25/MTP10N25**	$V_{(BR)DSS}$	250	—	Vdc
Zero Gate Voltage Drain Current (V_{DS} = 0.85 Rated V_{DSS}, V_{GS} = 0)	I_{DSS}	—	0.25	mAdc
T_J = 100°C		—	2.5	
Gate-Body Leakage Current (V_{GS} = 20 Vdc, V_{DS} = 0)	I_{GSS}	—	500	nAdc
ON CHARACTERISTICS*				
Gate Threshold Voltage (I_D = 1.0 mA, V_{DS} = V_{GS})	$V_{GS(th)}$	2.0	4.5	Vdc
T_J = 100°C		1.5	4.0	
Drain-Source On-Voltage (V_{GS} = 10 V)	$V_{DS(on)}$			Vdc
(I_D = 5.0 Adc)		—	2.25	
(I_D = 10 Adc)		—	5.60	
(I_D = 5.0 Adc, T_J = 100°C)		—	4.50	
Static Drain-Source On-Resistance (V_{GS} = 10 Vdc, I_D = 5.0 Adc)	$r_{DS(on)}$	—	0.45	Ohms
Forward Transconductance (V_{DS} = 15 V, I_D = 5.0 A)	g_{fs}	3.0	—	mhos
SAFE OPERATING AREAS				
Forward Biased Safe Operating Area	FBSOA	See Figure 9		
Switching Safe Operating Area	SSOA	See Figure 10		
DYNAMIC CHARACTERISTICS				
Input Capacitance	C_{iss}	—	1200	pF
Output Capacitance (V_{DS} = 25 V, V_{GS} = 0, f = 1.0 MHz)	C_{oss}	—	600	pF
Reverse Transfer Capacitance	C_{rss}	—	150	pF
SWITCHING CHARACTERISTICS* (T_J = 100°C)				
Turn-On Delay Time	$t_{d(on)}$	—	50	ns
Rise Time (V_{DS} = 25 V, I_D = 5.0 A, R_{gen} = 50 ohms)	t_r	—	250	ns
Turn-Off Delay Time	$t_{d(off)}$	—	100	ns
Fall Time See Figures 1 and 2.	t_f	—	120	ns

SOURCE DRAIN DIODE CHARACTERISTICS*

Characteristic		Symbol	Typ	Unit
Forward On-Voltage	I_S = 10 A	V_{SD}	1.5	Vdc
Forward Turn-On Time	V_{GS} = 0	t_{on}	50	ns
Reverse Recovery Time	See Figures 14 and 15.	t_{rr}	300	ns

*Pulse Test: Pulse Width ≤300 μs, Duty Cycle ≤2%.

RESISTIVE SWITCHING

FIGURE 1 — SWITCHING TEST CIRCUIT



FIGURE 2 — SWITCHING WAVEFORMS



THERMAL RESPONSE

FIGURE 11 — MTM10N25



FIGURE 12 — MTP10N25



TMOS POWER FET CONSIDERATIONS

Switching Speed — The switching speeds of these devices are dependent on the driving impedance. Extremely fast switching speeds can be attained by driving the gate from a voltage source.

Transfer Characteristics — The transfer characteristics are linear at drain currents of 2.0 Amps. (See Figure 6.) Linear amplifiers with high frequency response can be designed using this product.

Gate Voltage Rating — Never exceed the gate voltage rating of ±20 V. Exceeding the rated V_{GS} can result in permanent damage to the oxide layer in the gate region.

Gate Termination — The gate of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

Gate Protection — These devices do not have an internal monolithic zener diode from gate to source. The addition of an internal zener diode may result in detrimental effects on the reliability of a power MOSFET. If gate protection is required, an external zener diode is recommended.

Handling and Packaging — MOS ICs are susceptible to damage from electrostatic charge. Experience has shown that these devices are more rugged than MOS ICs. This is primarily due to the comparatively larger capacitances associated with power devices, however, reasonable precautions in handling and packaging MOS devices should be observed.

SAFE OPERATING AREA INFORMATION

FIGURE 9 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA



FIGURE 10 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA



FORWARD BIASED SAFE OPERATING AREA

The dc data of Figure 9 is based on a case temperature (T_C) of 25°C and a maximum junction temperature (T_{Jmax}) of 150°. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (I_{DM}) may be calculated with the aid of the following equation:

$$I_{DM} = I_{D(25°C)}\left[\frac{T_{J(max)} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)}\right]$$

where

$I_{D(25°C)}$ = the dc drain current at T_C = 25°C from Figure 9.
$T_{J(max)}$ = rated maximum junction temperature.
T_C = device case temperature.
P_D = rated power dissipation at T_C = 25°C.
$R_{\theta JC}$ = rated steady state thermal resistance
r(t) = normalized thermal response from Figures 11 and 12.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 10, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 10 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$

TYPICAL CHARACTERISTICS

FIGURE 3 — OUTPUT CHARACTERISTICS



FIGURE 4 — ON-REGION CHARACTERISTICS



FIGURE 5 — GATE-THRESHOLD VOLTAGE VARIATION WITH TEMPERATURE



FIGURE 6 — TRANSFER CHARACTERISTICS



FIGURE 7 — ON RESISTANCE versus DRAIN CURRENT



FIGURE 8 — CAPACITANCE VARIATION



TMOS SOURCE TO DRAIN DIODE CHARACTERISTICS

In the fabrication of a TMOS FET, a diode is formed across the source-to-drain terminals as shown in Figure 13. Reversal of the drain voltage will cause current flow in the reverse direction. This diode may be used in circuits requiring external fast recovery diodes, therefore, typical characteristics of the on voltage, forward turn-on and reverse recovery times are given.

FIGURE 13 — TMOS FET WITH SOURCE-TO-DRAIN DIODE



FIGURE 14 — DIODE SWITCHING WAVEFORM



FIGURE 15 — DIODE SWITCHING TEST CIRCUIT



NOTE: DUT is Shown as an N-Channel TMOS but can also be a P-Channel when appropriately connected. DUT Driver is the same device as DUT Diode (or Complement for P-Channel DUT Diode)

This page intentionally left blank.

Literature Distribution Centers:
USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.
EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.
JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.
ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

MOTOROLA

17037 PRINTED IN USA (1994) MPS/POD

MTM10N25/D