Designer's Data Sheet

Full Pak Isolated TMOS E-FET High Energy Power MOSFET N-Channel Enhancement-Mode Silicon Gate


This advanced high voltage TMOS E-FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients. The device is housed in an isolated TO-218 Full Pak which has an isolation voltage rating up to 4500 Volts.


- Avalanche Energy Capability Specified at Elevated Temperature
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode
- Isolated Version of the MTH13N50E

MTG9N50E

TMOS POWER FET
9.0 AMPERES
rDS(on) = 0.4 OHM MAX
500 VOLTS







MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit	
Drain-to-Source Voltage	V _{DSS}	500	Volts	
Drain-to-Gate Voltage ($R_{GS} = 1.0 M\Omega$)	VDGR	500	Volts	
Gate-to-Source Voltage — Continuous — Non-repetitive	V _{GS} V _{GSM}	± 20 ± 40	Volts	
Drain Current — Continuous — Pulsed	I _D	9.0 36	Amps	
RMS Isolation Voltage (t = 1 second, R.H. \leq 30%, T_A = 25°C) Per Figure 19 Per Figure 20	VISO1	4500 3500	Volts	
Total Power Dissipation (a T _C = 25°C Derate above 25°C	PD	70 0.56	Watts W/°C	
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to 150	°C	

UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS ($T_{\rm J} < 150^{\circ}$ C)

Single Pulse Drain-to-Source Avalanche Energy — T _J = 25°C	W _{DSS(1)}	860	mJ
$-T_{J} = 100^{\circ}C$		110	
Repetitive Pulse Drain-to-Source Avalanche Energy	W _{DSS(2)}	7.0	

⁽¹⁾ $V_{DD} = 50 \text{ V}$, $I_D = 9.0 \text{ A}$

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



⁽²⁾ Pulse Width and frequency is limited by T_J(max) and thermal response

Full Pak, TMOS, E-FET and Designer's are trademarks of Motorola Inc.

THERMAL CHARACTERISTICS

		Symbol	1.79 30			°C/W
Thermal Resistance — Junction— Junction	$R_{ heta JC}$ $R_{ heta JA}$					
aximum Lead Temperature for Soldering Purposes, T _L 275 1/8" from case for 5 seconds				°C		
ELECTRICAL CHARACTERIS	TICS (T _C = 25°C unless otherwise noted)					
	Characteristics	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						•
Drain-to-Source Breakdown \	/oltage ($V_{GS} = 0$, $I_D = 0.25$ mA)	V(BR)DSS	500	_	_	Vdc
Zero Gate Voltage Drain Curr	DSS	_	_	0.25 1.0	mAdc	
Gate-Body Leakage Current -	- Forward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	IGSSF	_	_	100	nAdc
Gate-Body Leakage Current -	- Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	IGSSR	_	_	100	nAdc
ON CHARACTERISTICS*						
Gate Threshold Voltage (V_{DS}	= V _{GS} , I _D = 0.25 mAdc) = 125°C)	VGS(th)	2.0 1.5	3.0	4.0 3.5	Vdc
Static Drain-to-Source On-Res	sistance (V _{GS} = 10 Vdc, I _D = 7.0 Adc)	rDS(on)	_	_	0.4	Ohm
Drain-to-Source On-Voltage ($I_D = 13 \text{ Adc}$) ($I_D = 7.0 \text{ Adc}$, $T_J = 125^{\circ}\text{C}$)	V _{DS(on)}	_	_	5.2 5.0	Vdc	
Forward Transconductance (\		g _{FS}	5.0			mhos
DYNAMIC CHARACTERISTICS	ру то тао, гр уто тао,	975	0.0	<u> </u>	L	1111103
Input Capacitance		C _{iss}		2900	T	pF
Output Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$	Coss		350	 	
Transfer Capacitance	f = 1.0 MHz)	C _{rss}		75	<u> </u>	
SWITCHING CHARACTERISTICS	5*	-133			L	
Turn-On Delay Time		td(on)	_	28	T	ns
Rise Time	(V _{DD} = 250 V, I _D = 13 A,	t _r	_	80	 	
Turn-Off Delay Time	V _{GS} = 10 V, R _{gen} = 6.1 Ohms)	td(off)		80	1 -	
Fall Time		t _f	_	60	_	
Total Gate Charge		Qg	_	88	130	nC
Gate-Source Charge	$(V_{DS} = 400 \text{ V}, I_{D} = 13 \text{ A}, V_{GS} = 10 \text{ V})$	Qgs	_	14	_	
Gate-Drain Charge	VGS = 10 V/	Q _{gd}	_	45	_	
SOURCE-DRAIN DIODE CHARA	CTERISTICS	<u> </u>	l		<u> </u>	
Forward On-Voltage		V _{SD}		1.1	1.6	Vdc
Forward Turn-On Time	$(I_S = 13 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s})$	ton	_	**	_	ns
Reverse Recovery Time		t _{rr}	_	600	_	
INTERNAL PACKAGE INDUCTA	NCE				*-	
Internal Drain Inductance (Measured from screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)		LD		4.0 5.0	_	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)				10	_	
ISOLATION CAPACITANCE						
Drain to Heatsink Capacitano	e	C _{iso}	_	17		pF

^{*}Indicates Pulse Test: Pulse Width = 300 μ s, Duty Cycle = 2.0%. **Limited by circuit inductance.

TYPICAL ELECTRICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current






Figure 6. On-Resistance Variation
With Temperature



MTG9N50E MOTOROLA

SAFE OPERATING AREA INFORMATION

Figure 7. Maximum Rated Forward Biased Safe Operating Area




FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

Figure 8. Maximum Rated Switching Safe Operating Area



The power averaged over a complete switching cycle must be less than:

$$\frac{\mathsf{T}_{\mathsf{J}(\mathsf{max})} - \mathsf{T}_{\mathsf{C}}}{\mathsf{R}_{\theta}\mathsf{J}\mathsf{C}}$$

Figure 9. Resistive Switching Time Variation versus Gate Resistance





Figure 10. Thermal Response



COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of IFM and peak VR for a given commutation speed. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

The time interval t_{frr} is the speed of the commutation cycle. Device stresses increase with commutation speed, so t_{frr} is specified with a minimum value. Faster commutation speeds require an appropriate derating of l_{FM} , peak V_R or both. Ultimately, t_{frr} is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as IS decays from IRM to zero.

RGS should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances, L_i in Motorola's test circuit are assumed to be practical minimums.

Figure 12. Commutating Safe Operating Area (CSOA)




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 15. Unclamped Inductive Switching Waveforms




Figure 16. Capacitance Variation




Figure 17. Gate Charge versus Gate-to-Source Voltage






Figure 18. Gate Charge Test Circuit



 $V_{in} = 15 V_{pk}$; PULSE WIDTH $\leq 100 \ \mu s$, DUTY CYCLE $\leq 10\%$

TEST CONDITIONS FOR ISOLATION TESTS*



MOUNTING INFORMATION**




Figure 21. Typical Mounting Techniques*


Laboratory tests on a limited number of samples indicate, when using the screw and compression washer mounting technique, a screw torque of 6 to 8 in • lbs is sufficient to provide maximum power dissipation capability. The compression washer helps to maintain a constant pressure on the package over time and during large temperature excursions.

Destructive laboratory tests show that using a hex head 4-40 screw, without washers, and applying a torque in excess of 20 in • lbs will cause the plastic to crack around the mounting hole, resulting in a loss of isolation capability.

Additional tests on slotted 4-40 screws indicate that the screw slot fails between 15 to 20 in • lbs without adversely affecting the package. However, in order to positively insure the package integrity of the Full Pak, Motorola does not recommend exceeding 10 in • lbs of mounting torque under any mounting conditions.

^{**}For more information about mounting power semiconductors see Application Note AN1040.

OUTLINE DIMENSIONS



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.

	MILLIN	ETERS	INC	NCHES	
DIM	MIN	MAX	MIN	MAX	
Α	19.97	20.21	0.786	0.796	
В	13.97	14.47	0.550	0.570	
С	4.81	5.05	0.189	0.199	
D	1.10	1.24	0.043	0.049	
F	10.98	BSC	0.432 BS0		
G	5.44	5.44 BSC		BSC	
Н	2.52	2.71	0.099	0.107	
J	0.51	0.71	0.020	0.028	
K	11.94	12.31	0.470	0.485	
L	11.82	12.06	0.465	0.475	
M	7° NOM		7° NOM		
Q	3.41	3.60	0.134	0.142	
S	3.56	4.06	0.140	0.160	
U	2.95	3.05	0.116	0.120	
٧	2.52	2.76	0.099	0.109	

CASE 340B-03

STYLE 2: PIN 1. GATE

2. DRAIN

3. SOURCE

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



