
P.O. BOX 20912 • PHOENIX, ARIZONA 85036


# MTH13N45 MTH13N50 MTH15N35 MTH15N40

# 13 and 15 AMPERES

# N-CHANNEL TMOS POWER FETs

r<sub>DS(on)</sub> = 0.4 OHM 450 and 500 VOLTS r<sub>DS(on)</sub> = 0.3 OHM 350 and 400 VOLTS





3. SOURCE 4. DRAIN

**CASE 340-01** 


# Designer's Data Sheet

# N-CHANNEL ENHANCEMENT MODE SILICON GATE TMOS POWER FIELD EFFECT TRANSISTOR

These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data IDSS, VDS(on), VGS(th) and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads





#### **MAXIMUM RATINGS**

		MTH				
Rating	Symbol	13N45	13N50	15N35	15N40	Unit
Drain-Source Voltage	VDSS	450	500	350	400	Vdc
Drain-Gate Voltage (RGS = 1.0 m $\Omega$ )	V <sub>DGR</sub>	450	500	350	400	Vdc
Gate-Source Voltage	VGS	±20				Vdc
Drain Current Continuous Pułsed	I <sub>D</sub>	13 60		15 75		Adc
Gate Current — Pulsed	IGM	1.5			Adc	
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	PD	150 1.2			Watts W/°C	
Operating and Storage Temperature Range	T <sub>J</sub> ,T <sub>stg</sub>		- 65 1	to 150		°C

#### THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	R <sub>B</sub> JC	0.83	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	ΤL	275	°

#### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.


Charac	teristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 0.25 mA)	MTH15N35 MTH15N40 MTH13N45 MTH13N50	V(BR)DSS	350 400 450 500	=	Vdc
Zero Gate Voltage Drain Current (VDS = Rated VDSS, VGS = 0) (VDS = 0.8 Rated VDSS, VGS =	0, T <sub>J</sub> = 125°C)	IDSS		0.25 1.00	mAdc
Gate-Body Leakage Current, Forwa (VGSF = 20 Vdc, VDS = 0)	rd	IGSSF		500	nAdc
Gate-Body Leakage Current, Reversion (VGSR = 20 Vdc, VDS = 0)	se	IGSSR	_	500	nAdc
ON CHARACTERISTICS*					
Gate Threshold Voltage (VDS = VGS, ID = 1.0 mA) TJ = 100°C		VGS(th)	2.0 1.5	4.5 4.0	Vdc
Static Drain-Source On-Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 8.0 Adc) (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 7.0 Adc)	MTH15N35/40 MTH13N45/50	<sup>r</sup> DS(on)		0.3 · 0.4	Ohm
Drain-Source On-Voltage ( $V_{GS} = 0.01$ ( $I_{D} = 15$ Adc) ( $I_{D} = 8.0$ Adc, $T_{J} = 100^{\circ}$ C) ( $I_{D} = 13$ Adc) ( $I_{D} = 7.0$ Adc, $T_{C} = 100^{\circ}$ C)	10 V) MTH15N35/40 MTH15N35/40 MTH13N45/50 MTH13N45/50	V <sub>D</sub> S(on)	- - - -	4.5 3.5 5.2 5.0	Vdc
Forward Transconductance ( $V_{DS} = 10 \text{ V}$ , $I_{D} = 8.0 \text{ A}$ ) ( $V_{DS} = 10 \text{ V}$ , $I_{D} = 7.0 \text{ A}$ )	MTH15N35/40 MTH13N45/50	9fs	4.0 5.0	_	mhos
DYNAMIC CHARACTERISTICS					
Input Capacitance		C <sub>iss</sub>		3000	pF
Output Capacitance	$(V_{DS} = 25 \text{ V, } V_{GS} = 0,$ f = 1.0 MHz)	Coss	_	500	
Reverse Transfer Capacitance		C <sub>rss</sub>		200	
SWITCHING CHARACTERISTICS* (	T <sub>J</sub> = 100°C)				
Turn-On Delay Time		<sup>t</sup> d(on)	_	60	ns
Rise Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms})$	t <sub>r</sub>	_	180	
Turn-Off Delay Time	See Figures 10 and 11.	<sup>t</sup> d(off)	_	450	
Fall Time		t <sub>f</sub>	_	180	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$	$Q_{\mathbf{g}}$	110 (typ)	160	nC
Gate-Source Charge	ID = Rated ID, VGS = 10 V)	Q <sub>gs</sub>	50 (typ)		]
Gate-Drain Charge	See Figures 15, 16 and 17.	Q <sub>gd</sub>	60 (typ)	_	
SOURCE DRAIN DIODE CHARACTI	ERISTICS*				
Forward On-Voltage	(I <sub>S</sub> = Rated I <sub>D</sub>	V <sub>SD</sub>	_	1.4(1)	Vdc
Forward Turn-On Time	$V_{GS} = 0$	ton	210 (typ)		ns
Reverse Recovery Time	See Figures 18 and 19.	t <sub>rr</sub>	1200 (typ)	_	ns


<sup>\*</sup>Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2.0%.




<sup>(1)</sup>Add 0.2 V for MTH15N35 and MTH15N40.


# TYPICAL CHARACTERISTICS ON-REGION CHARACTERISTICS







#### TRANSFER CHARACTERISTICS





#### **ON-RESISTANCE versus DRAIN CURRENT**









#### **TYPICAL CHARACTERISTICS** (continued)


FIGURE 7 — GATE-THRESHOLD VOLTAGE VARIATION WITH TEMPERATURE






#### **THERMAL RESPONSE**

FIGURE 9 — MTM3N45, MTM3N50, MTM4N35, MTM4N40




## **RESISTIVE SWITCHING**

FIGURE 10 — SWITCHING TEST CIRCUIT



#### FIGURE 11 — SWITCHING WAVEFORMS






**MOTOROLA** Semiconductor Products Inc.


## SAFE OPERATING AREA INFORMATION

#### MAXIMUM RATED FORWARD BIASED SAFE OPERATING AREA

FIGURE 12 — MTH13N45, MTH13N50



#### FIGURE 13 — MTH15N35, MTH15N40



#### FORWARD BIASED SAFE OPERATING AREA

The dc data of Figures 12 and 13 is based on a case temperature ( $T_C$ ) of 25°C and a maximum junction temperature ( $T_J(max)$ ) of 150°. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current ( $I_{DM}$ ) may be calculated with the aid of the following equation:

$$I_{DM} = I_{D}(25^{\circ}C) \left[ \frac{T_{J(max)} - T_{C}}{P_{D} \cdot R_{\theta JC} \cdot r(t)} \right]$$

where

 $I_D(25^{\circ}C)$  = the dc drain current at  $T_C = 25^{\circ}C$  from

Figures 12 and 13.

 $T_{J(max)}$  = rated maximum junction temperature.

T<sub>C</sub> = device case temperature.


PD = rated power dissipation at T<sub>C</sub> = 25°C.

R<sub>ØJC</sub> = rated steady state thermal resistance.

r(t) = normalized thermal response from

Figure 9.

FIGURE 14 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA




#### **SWITCHING SAFE OPERATING AREA**


The switching safe operating area (SOA) of Figure 14, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $V_{(BR)DSS}$ . The switching SOA shown in Figure 14 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:


$$\frac{T_{J(max)} - T_{C}}{R_{\theta JC}}$$









# +18 V





time


## FIGURE 19 — TMOS DIODE SWITCHING TEST CIRCUIT



NOTE: DUT is Shown as an N-Channel TMOS but can also be a P-Channel when appropriately connected. DUT Driver is the same device as DUT Diode (or Complement for P-Channel DUT Diode)



**MOTOROLA** Semiconductor Products Inc.



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

## **Literature Distribution Centers:**

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



