Order this data sheet by MTH6N100E/D

MTH6N100E

TMOS POWER FET

6.0 AMPERES rDS(on) = 2.0 OHMS

1000 VOLTS

CASE 340-02 TO-218AC

MDS

DO

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Designer's Data Sheet TMOS E-FET High Energy Power FET N-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E-FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit	
Drain-Source Voltage	V _{DSS}	1000	Vdc	
Drain-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	VDGR	1000	Vdc	
Gate-Source Voltage — Continuous — Non-repetitive	V _G S V _{GSM}	± 20 ± 40	Vdc Vpk	
Drain Current — Continuous — Pulsed	I _D IDM	6.0 24	Adc	
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	180 1.44	Watts W/ºC	
Operating and Storage Temperature Range	TJ, T _{stg}	-65 to 150	°C	
NCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (T	 J < 150°С)			
Single Pulse Drain-to-Source Avalanche Energy — $T_J = 25^{\circ}C$ — $T_J = 100^{\circ}C$	W _{DSS} (1)	800 100	mJ	
Repetitive Pulse Drain-to-Source Avalanche Energy	W _{DSS} (2)	15		
HERMAL CHARACTERISTICS				
Thermal Resistance — Junction to Case	R _{ØJC}	0.7	°C/W	

GC

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JA}$	0.7 30	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	TL	275	°C

(1) $V_{DD} = 50 \text{ V}, \text{ I}_{D} = 6.0 \text{ A}$

(2) Pulse Width and frequency is limited by TJ(max) and thermal response

TMOS and Designer's are trademarks of Motorola Inc.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.




ELECTRICAL CHARACTERISTICS	$(T_C =$	25°C unless otherwise noted)
-----------------------------------	----------	------------------------------

	Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Vol	tage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)	V(BR)DSS	1000	_	_	Vdc
Zero Gate Voltage Drain Curr ($V_{DS} = 500 \text{ V}, V_{GS} = 0$) ($V_{DS} = 500 \text{ V}, V_{GS} = 0, \text{ T}$		IDSS		_	0.2 1.0	mAdc
	Forward ($V_{GSF} = 20 Vdc, V_{DS} = 0$)	IGSSF	_		100	nAdc
	Reverse ($V_{GSR} = 20 \text{ Vdc}, V_{DS} = 0$)	IGSSR		_	100	nAdc
N CHARACTERISTICS*					l	
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 0.25 \text{ m/})$ $(T_J = 125^{\circ}\text{C})$	Adc)	VGS(th)	2.0 1.5	3.0	4.5 4.0	Vdc
Static Drain-Source On-Resis	tance (V_{GS} = 10 Vdc, I_D = 3.0 Adc)	rDS(on)	_	1.4	2.0	Ohms
Drain-Source On-Voltage (V _G ($I_D = 6.0 \text{ A}$) ($I_D = 3.0 \text{ A}, T_J = 125^{\circ}\text{C}$)	_S = 10 Vdc)	V _{DS(on)}			15 12.5	Vdc
Forward Transconductance ($V_{\rm DS} = 10 \rm Vdc, I_{\rm D} = 3.0 \rm Adc)$	9 _{FS}	2.0			mhos
YNAMIC CHARACTERISTICS			<u> </u>	L		
Input Capacitance		Ciss	w —	2600	_	pF
Output Capacitance	$(V_{DS} = 25 V, V_{GS} = 0, f = 1.0 MHz)$	Coss	_	260		
Transfer Capacitance		C _{rss}		60		
WITCHING CHARACTERISTIC	S*	× · · · · ·		······		
Turn-On Delay Time		t _{d(on)}		25	_	ns
Rise Time	$(V_{DD} = 250 \text{ V}, I_D = 3.0 \text{ A},$	tr	_	38	_	
Turn-Off Delay Time	(V _{DD} = 250 V, I _D = 3.0 A, R _{gen} = 4.7 Ohms)	^t d(off)	<u> </u>	80		
Fall Time		tf		48		
Total Gate Charge		Qg		90	140	nC
Gate-Source Charge	$(V_{DS} = 400 \text{ V}, I_{D} = 6.0 \text{ A}, V_{GS} = 10 \text{ V})$	O _{gs}	_	12		
Gate-Drain Charge		Q _{gd}	_	28	_	
OURCE DRAIN DIODE CHARA	CTERISTICS			.		
Forward On-Voltage	C. V	V _{SD}		1.1	1.6	Vdc
Forward Turn-On Time	$(1S = 6.0 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s})$	ton		**	·	ns
Reverse Recovery Time		t _{rr}	_	500	_	
NTERNAL PACKAGE INDUCTA	NCE				L	
Internal Drain Inductance (Measured from screw on t (Measured from the drain I	tab to center of die) ead 0.23" from package to center of die)	Ld	_	4.0 5.0	_	nH
Internal Source Inductance (Measured from the source	lead 0.25" from package to source bond pad)	L _S		10		

*Indicates Pulse Test: Pulse Width = 300 μ s Max, Duty Cycle \leq 2.0%. **Limited by circuit inductance.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not authorized for use as components in life support devices or systems intended for surgical implant into the body or intended to support or sustain life. Buyer agrees to notify Motorola of any such intended end use whereupon Motorola shall determine availability and suitability of its product or products for the use intended. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

TYPICAL ELECTRICAL CHARACTERISTICS



MTH6N100E

FORWARD BIASED SAFE OPERATING AREA




Figure 7. Maximum Rated Forward Biased Safe Operating Area

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so dl_s/dt is specified with a maximum value. Higher values of dl_s/dt require an appropriate derating of I_{FM}, peak V_{DS} or both. Ultimately dl_s/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

R_{GS} should be minimized during commutation. T_J has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with dl_{s}/dt of 400 A/ μ s.






Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 15. Unclamped Inductive Switching Waveforms





Figure 16. Switching Test Circuit



Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; P.O. Box 80300; Cheung Sha Wan Post Office; Kowloon Hong Kong. JAPAN: Nippon Motorola Ltd.; 3-20-1 Minamiazabu, Minato-ku, Tokyo 106 Japan.

MOTOROLA