## MOTOROLA SEMICONDUCTOR TECHNICAL DATA

## Designer's Data Sheet

# Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data IDSS, VDS(on), VGS(th) and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads

## MTH5N95 MTH5N100 MTM5N95 MTM5N100



TMOS POWER FETS
5 AMPERES
rDS(on) = 3 OHMS
950 and 1000 VOLTS



#### **MAXIMUM RATINGS**

Rating	Symbol	MTH o	11	
		5N95	5N100	Unit
Drain-Source Voltage	V <sub>DSS</sub>	950	1000	Vdc
Drain-Gate Voltage $(RGS = 1 M\Omega)$	V <sub>DGR</sub>	950	1000	Vdc
Gate-Source Voltage	VGS	±20		Vdc
Drain Current Continuous Pulsed	I <sub>D</sub>	5 17		Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	PD	150 1.2		Watts W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to 150		°C

#### THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R <sub>ØJC</sub> R <sub>ØJA</sub>	0.83 30	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	TL	275	°C



MTM5N95 MTM5N100 CASE 1-05 TO-204AA



MTH5N95 MTH5N100 CASE 340-01 TO-218AC

TMOS and Designer's are trademarks of Motorola Inc.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



#### **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted)

Chara	cteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage (VGS = 0, I <sub>D</sub> = 0.25 mA)	MTH/MTM5N95 MTH/MTM5N100	V(BR)DSS	950 1000	_	Vdc	
Zero Gate Voltage Drain Current (VDS = Rated VDSS, VGS = 0) (VDS = 0.8 Rated VDSS, VGS = 0, TJ = 125°C)		IDSS	_	0.2 1	mAdc	
Gate-Body Leakage Current, Forward (V <sub>GSF</sub> = 20 Vdc, V <sub>DS</sub> = 0)		IGSSF	_	100	nAdc	
Gate-Body Leakage Current, Reverse (VGSR = 20 Vdc, VDS = 0)		IGSSR	_	100	nAdc	
ON CHARACTERISTICS*		<u> </u>				
Gate Threshold Voltage ( $V_{DS} = V_{GS}$ , $I_{D} = 1$ mA) $T_{J} = 100^{\circ}C$		VGS(th)	2 1.5	4.5 4	Vdc	
Static Drain-Source On-Resistance (	$V_{GS} = 10 \text{ Vdc}, I_D = 2.5 \text{ Adc})$	rDS(on)	_	3	Ohms	
Drain-Source On-Voltage ( $V_{GS} = 10$ ( $I_D = 5$ Adc) ( $I_D = 2.5$ Adc, $T_J = 100$ °C)			_	15 12.5	Vdc	
Forward Transconductance (V <sub>DS</sub> =	15 V, I <sub>D</sub> = 2.5 A)	9FS	2	_	mhos	
OYNAMIC CHARACTERISTICS						
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$	C <sub>iss</sub>	_	2600	pF	
Output Capacitance	f = 1 MHz	Coss		350		
Reverse Transfer Capacitance	See Figure 10	C <sub>rss</sub>		200		
WITCHING CHARACTERISTICS* (TJ	= 100°C)					
Turn-On Delay Time		<sup>t</sup> d(on)	_	70	ns	
Rise Time	$(V_{DD} = 25 \text{ V}, I_{D} = 0.5 \text{ Rated } I_{D})$	t <sub>r</sub>		250		
Turn-Off Delay Time	R <sub>gen</sub> = 50 ohms) See Figures 12 and 13	td(off)		500		
Fall Time		tf	_	200		
Total Gate Charge	(V <sub>DS</sub> = 0.8 Rated V <sub>DSS</sub> ,	Ωg	110 (Typ)	140	nC	
Gate-Source Charge	$I_D = Rated I_D, V_{GS} = 10 V)$	Qgs	60 (Typ)			
Gate-Drain Charge	See Figure 11	Q <sub>gd</sub>	50 (Typ)			
OURCE DRAIN DIODE CHARACTERIS	STICS*					
Forward On-Voltage	(IS = Rated ID	V <sub>SD</sub>	1.1 (Typ)	1.5	Vdc	
Forward Turn-On Time	V <sub>GS</sub> = 0)	ton	Limited	by stray inductance		
Reverse Recovery Time		t <sub>rr</sub>	1200 (Typ)		ns	
NTERNAL PACKAGE INDUCTANCE (1	TO-204)					
Internal Drain Inductance (Measured from the contact screw to the source pin and the center of		Ld	5 (Typ)		nH	
Internal Source Inductance (Measured from the source pin, 0 to the source bond pad)	.25" from the package	L <sub>S</sub>	12.5 (Typ)			
NTERNAL PACKAGE INDUCTANCE (1	TO-218)					
Internal Drain Inductance (Measured from the contact screw (Measured from the drain lead 0.3	v on tab to center of die) 25" from package to center of die)	Ld	4 (Typ) 5 (Typ)	_	nH	
Internal Source Inductance	0.25" from package to source bond pad.	L <sub>S</sub>	10 (Typ)		1	

<sup>\*</sup>Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%.

#### TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation
With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

#### SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

#### FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

#### **SWITCHING SAFE OPERATING AREA**

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $V_{(BR)DSS}$ . The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_{C}}{R_{\theta JC}}$$




Figure 9. Thermal Response




Figure 10. Capacitance Variation




Figure 11. Gate Charge versus Gate-To-Source Voltage

#### **RESISTIVE SWITCHING**






Figure 12. Switching Test Circuit

Figure 13. Switching Waveforms

#### **OUTLINE DIMENSIONS**



This page intentionally left blank.





MTH5N95 • MTH5N100 MTM5N95 • MTH5N100

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### **Literature Distribution Centers:**

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

