




STP4925 Pb
P Dual Channel Enhancement Mode

-7.2A

DESCRIPTION

STP4925 is the dual P-Channel logic enhancement mode power field effect transistor which is produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as LCD backlight, notebook computer power management, and other battery powered circuits.

PIN CONFIGURATION SOP-8



FEATURE

- -30V/-7.2A, $R_{DS(ON)} = 20m\Omega$ (Typ.)
@ $V_{GS} = -10V$
- -30V/-5.6A, $R_{DS(ON)} = 25m\Omega$
@ $V_{GS} = -4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- SOP-8 package design


PART MARKING SOP-8



Y: Year Code

A: Week Code

Q: Process Code





STP4925 
P Dual Channel Enhancement Mode

-7.2A

ABSOLUTE MAXIMUM RATINGS (Ta = 25°C Unless otherwise noted)

Parameter	Symbol	Typical	Unit
Drain-Source Voltage	V _{DSS}	-30	V
Gate-Source Voltage	V _{GSS}	±20	V
Continuous Drain Current (T _J =150°C)	I _D T _A =25°C T _A =70°C	-7.2 -5.6	A
Pulsed Drain Current	I _{DM}	-20	A
Continuous Source Current (Diode Conduction)	I _S	-2.3	A
Power Dissipation	P _D T _A =25°C T _A =70°C	2.8 1.8	W
Operation Junction Temperature	T _J	-55/150	°C
Storage Temperature Range	T _{STG}	-55/150	°C
Thermal Resistance-Junction to Ambient	R _{θJA}	70	°C/W



STP4925 P Dual Channel Enhancement Mode

-7.2A

ELECTRICAL CHARACTERISTICS (Ta = 25°C Unless otherwise noted)







Parameter	Symbol	Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V, I _D =-250uA	-30			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =-250 uA	-1.0		-3.0	V
Gate Leakage Current	I _{GSS}	V _{DS} =0V, V _{GS} =±20V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS} T _J =55°C	V _{DS} =-30V, V _{GS} =0V			-1	uA
		V _{DS} =-30V, V _{GS} =0V			-5	
On-State Drain Current	I _{D(on)}	V _{DS} =-5V, V _{GS} =10V	-40			A
Drain-source On-Resistance	R _{DSS(on)}	V _{GS} =-10V, I _D =-9.2A V _{GS} =-4.5V, I _D =-7.0	0.020 0.025	0.030 0.037		Ω
Forward Tran Conductance	g _{fs}	V _{DS} =-10V, I _D =-9.0A		24		S
Diode Forward Voltage	V _{SD}	I _S =-2.0A, V _{GS} =0V		-0.8	-1.2	V
Dynamic						
Total Gate Charge	Q _g	V _{DS} =-15V, V _{GS} =-10V I _D ≡-9.A		16	24	nC
Gate-Source Charge	Q _{gs}			2.3		
Gate-Drain Charge	Q _{gd}			4.5		
Input Capacitance	C _{iss}	V _{DS} = -15V, V _{GS} =0V f=1MHz		1650		pF
Output Capacitance	C _{oss}			350		
Reverse TransferCapacitance	C _{rss}			235		
Turn-On Time	t _{d(on)} tr	V _{DD} =15V, R _L =15Ω I _D =-1.0A, V _{GEN} =-10V R _G =6Ω		16	30	nS
				17	30	
Turn-Off Time	t _{d(off)} tf			65	110	
				35	80	



STP4925 P Dual Channel Enhancement Mode

-7.2A

TYPICAL CHARACTERISTICS (25°C Unless Note)



STANSON TECHNOLOGY
120 Bentley Square, Mountain View, Ca 94040 USA
www.stansontech.com






Copyright © 2007, Stanson Corp.
STP4925 2007. V1



STP4925 P Dual Channel Enhancement Mode

-7.2A

TYPICAL CHARACTERISTICS (25°C Unless Note)



STANSON TECHNOLOGY
120 Bentley Square, Mountain View, Ca 94040 USA
www.stansontech.com





Copyright © 2007, Stanson Corp.
STP4925 2007. V1



STP4925 P Dual Channel Enhancement Mode

-7.2A

SOP-8 PACKAGE OUTLINE



SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.47	1.60	1.73	0.058	0.063	0.068
A1	0.10	—	0.25	0.004	—	0.010
A2	—	1.45	—	—	0.057	—
b	0.33	0.41	0.51	0.013	0.016	0.020
C	0.19	0.20	0.25	0.0075	0.008	0.0098
D	4.80	4.85	4.95	0.189	0.191	0.195
E	5.80	6.00	6.20	0.228	0.236	0.244
E1	3.80	3.90	4.00	0.150	0.154	0.157
e	—	1.27	—	—	0.050	—
L	0.38	0.71	1.27	0.015	0.028	0.050
$\triangle y$	—	—	0.076	—	—	0.003
θ	0°	—	8°	0°	—	8°

STANSON TECHNOLOGY
120 Bentley Square, Mountain View, Ca 94040 USA
www.stansontech.com

Copyright © 2007, Stanson Corp.
STP4925 2007. V1