

## Dual Enhancement Mode MOSFET (N-and P-Channel)


### Features

- **N Channel**  
30V/8.7A,  
 $R_{DS(ON)} = 21m\Omega$  (max.) @  $V_{GS} = 10V$   
 $R_{DS(ON)} = 30m\Omega$  (max.) @  $V_{GS} = 4.5V$
- **P Channel**  
-30V/-8.2A,  
 $R_{DS(ON)} = 24m\Omega$  (max.) @  $V_{GS} = -10V$   
 $R_{DS(ON)} = 38m\Omega$  (max.) @  $V_{GS} = -4.5V$
- 100% UIS Tested
- Reliable and Rugged
- Lead Free Available (RoHS Compliant)


### Applications

- Synchronous Rectification.
- Motor Control
- High Current, High Speed Switching


### Pin Description



Top View of SOP – 8



### Ordering and Marking Information

<p>SM4603CS <span style="font-family: monospace;">□□-□□□</span></p> <div style="margin-left: 20px;"> <p>└─ Assembly Material</p> <p>└─ Handling Code</p> <p>└─ Temperature Range</p> <p>└─ Package Code</p> </div>	<p>Package Code K : SOP-8</p> <p>Operating Junction Temperature Range C : -55 to 175 °C</p> <p>Handling Code TR : Tape &amp; Reel (2500ea/reel)</p> <p>Assembly Material G : Halogen and Lead Free Device</p>
<p>SM4603CS K : </p>	<p>XXXXX - Lot Code</p>

Note : SINOPOWER lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. SINOPOWER lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. SINOPOWER defines “Green” to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

SINOPOWER reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

## Absolute Maximum Ratings ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	N Channel	P Channel	Unit	
<b>Common Ratings</b>					
$V_{DSS}$	Drain-Source Voltage	30	-30	V	
$V_{GSS}$	Gate-Source Voltage	$\pm 20$	$\pm 20$	V	
$T_J$	Maximum Junction Temperature	175		$^\circ\text{C}$	
$T_{STG}$	Storage Temperature Range	-55 to 175		$^\circ\text{C}$	
$I_S$	Diode Continuous Forward Current	2	-2	A	
$I_{DP}$	300 $\mu\text{s}$ Pulse Drain Current Tested	$V_{GS}=10\text{V(N)}, V_{GS}=-10\text{V(P)}$		A	
$I_D$	Continuous Drain Current	$T_A=25^\circ\text{C}$	8.7	-8.2	A
		$T_A=70^\circ\text{C}$	7.3	-6.8	
$P_D$	Maximum Power Dissipation	$T_A=25^\circ\text{C}$	2.4	2.4	W
		$T_A=70^\circ\text{C}$	1.7	1.7	
$R_{\theta JL}$	Thermal Resistance-Junction to Lead	Steady State	50	50	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance-Junction to Ambient	$t \leq 10\text{s}$	62.5	62.5	$^\circ\text{C/W}$
		Steady State	110	110	
$I_{AS}^a$	Avalanche Current, Single pulse (L=0.5mH)	7.2	12	A	
$E_{AS}^a$	Avalanche Energy, Single pulse (L=0.5mH)	12	36	mJ	

Note a : UIS tested and pulse width limited by maximum junction temperature  $150^\circ\text{C}$  (initial temperature  $T_J=25^\circ\text{C}$ ).

## N Channel Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	N Channel			Unit
			Min.	Typ.	Max.	
<b>Static Characteristics</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>DS</sub> =250μA	30	-	-	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =24V, V <sub>GS</sub> =0V T <sub>J</sub> =85°C	-	-	1	μA
			-	-	30	
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>DS</sub> =250μA	1.5	1.8	2.5	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
R <sub>DS(ON)</sub> <sup>b</sup>	Drain-Source On-state Resistance	V <sub>GS</sub> =10V, I <sub>DS</sub> =8A	-	17	21	mΩ
		V <sub>GS</sub> =4.5V, I <sub>DS</sub> =5A	-	23	30	
<b>Diode Characteristics</b>						
V <sub>SD</sub> <sup>b</sup>	Diode Forward Voltage	I <sub>SD</sub> =1A, V <sub>GS</sub> =0V	-	0.75	1.1	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>DS</sub> =8A, dI <sub>SD</sub> /dt=100A/μs	-	12	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge		-	3.5	-	nC
<b>Dynamic Characteristics<sup>c</sup></b>						
R <sub>G</sub>	Gate Resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, F=1MHz	-	1.5	-	Ω
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =15V, Frequency=1.0MHz	-	410	-	pF
C <sub>oss</sub>	Output Capacitance		-	70	-	
C <sub>riss</sub>	Reverse Transfer Capacitance		-	40	-	
t <sub>d(ON)</sub>	Turn-on Delay Time	V <sub>DD</sub> =15V, R <sub>L</sub> =15Ω, I <sub>DS</sub> =1A, V <sub>GEN</sub> =10V, R <sub>G</sub> =6Ω	-	5.2	-	ns
t <sub>r</sub>	Turn-on Rise Time		-	8.6	-	
t <sub>d(OFF)</sub>	Turn-off Delay Time		-	13.5	-	
t <sub>f</sub>	Turn-off Fall Time		-	3.4	-	
<b>Gate Charge Characteristics<sup>c</sup></b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =15V, V <sub>GS</sub> =10V, I <sub>DS</sub> =8A	-	8.1	13	nC
Q <sub>g</sub>	Total Gate Charge		-	3.9	5.5	
Q <sub>gth</sub>	Threshold Gate Charge	V <sub>DS</sub> =15V, V <sub>GS</sub> =4.5V, I <sub>DS</sub> =8A	-	0.73	-	
Q <sub>gs</sub>	Gate-Source Charge		-	1.5	-	
Q <sub>gd</sub>	Gate-Drain Charge		-	1.6	-	

Note b : Pulse test ; pulse width ≤ 300μs, duty cycle ≤ 2%.

c : Guaranteed by design, not subject to production testing.





## P Channel Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	P Channel			Unit
			Min.	Typ.	Max.	
<b>Static Characteristics</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>DS</sub> =-250μA	-30	-	-	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =-24V, V <sub>GS</sub> =0V	-	-	-1	μA
		T <sub>J</sub> =85°C	-	-	-30	mA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>DS</sub> =-250μA	-1.3	-1.8	-2.3	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
R <sub>DS(ON)</sub> <sup>b</sup>	Drain-Source On-state Resistance	V <sub>GS</sub> =-10V, I <sub>DS</sub> =-7.5A	-	20	24	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>DS</sub> =-4A	-	30	38	
<b>Diode Characteristics</b>						
V <sub>SD</sub> <sup>b</sup>	Diode Forward Voltage	I <sub>SD</sub> =-1A, V <sub>GS</sub> =0V	-	-0.75	-1	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>DS</sub> =-7.5A,	-	18	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge	dI <sub>SD</sub> /dt=100A/μs	-	9	-	nC
<b>Dynamic Characteristics<sup>c</sup></b>						
R <sub>G</sub>	Gate Resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, F=1MHz	-	7	-	Ω
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =-15V, Frequency=1.0MHz	-	840	-	pF
C <sub>oss</sub>	Output Capacitance		-	150	-	
C <sub>rss</sub>	Reverse Transfer Capacitance		-	110	-	
t <sub>d(ON)</sub>	Turn-on Delay Time	V <sub>DD</sub> =-15V, R <sub>L</sub> =15Ω, I <sub>DS</sub> =-1A, V <sub>GEN</sub> =-10V, R <sub>G</sub> =6Ω	-	7.5	-	ns
t <sub>r</sub>	Turn-on Rise Time		-	8	-	
t <sub>d(OFF)</sub>	Turn-off Delay Time		-	37	-	
t <sub>f</sub>	Turn-off Fall Time		-	16	-	
<b>Gate Charge Characteristics<sup>c</sup></b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =-15V, V <sub>GS</sub> =-10V, I <sub>DS</sub> =-7.5A	-	18	-	nC
Q <sub>g</sub>	Total Gate Charge		-	8.5	-	
Q <sub>gth</sub>	Threshold Gate Charge	V <sub>DS</sub> =-15V, V <sub>GS</sub> =-4.5V, I <sub>DS</sub> =-7.5A	-	1.6	-	
Q <sub>gs</sub>	Gate-Source Charge		-	3	-	
Q <sub>gd</sub>	Gate-Drain Charge		-	4	-	

Note b : Pulse test; pulse width ≤ 300μs, duty cycle ≤ 2%.


c : Guaranteed by design, not subject to production testing.

## N Channel Typical Operating Characteristics




## N Channel Typical Operating Characteristics (Cont.)


Output Characteristics




Drain-Source On Resistance



Gate-Source On Resistance




Gate Threshold Voltage




**N Channel Typical Operating Characteristics (Cont.)**


**Drain-Source On Resistance**




**Source-Drain Diode Forward**







**Capacitance**



**Gate Charge**







## P Channel Typical Operating Characteristics









**P Channel Typical Operating Characteristics (Cont.)**





**P Channel Typical Operating Characteristics (Cont.)**





## Avalanche Test Circuit and Waveforms

N Channel





P Channel





## Switching Time Test Circuit and Waveforms

N Channel




P Channel




Package Information

SOP-8





DIMENSIONS	SOP-8			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	-	1.75	-	0.069
A1	0.10	0.25	0.004	0.010
A2	1.25	-	0.049	-
b	0.31	0.51	0.012	0.020
c	0.17	0.25	0.007	0.010
D	4.80	5.00	0.189	0.197
E	5.80	6.20	0.228	0.244
E1	3.80	4.00	0.150	0.157
e	1.27 BSC		0.050 BSC	
h	0.25	0.50	0.010	0.020
L	0.40	1.27	0.016	0.050
θ	0°	8°	0°	8°

RECOMMENDED LAND PATTERN



- Note: 1. Follow JEDEC MS-012 AA.  
 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.  
 3. Dimension "E" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.

### Carrier Tape & Reel Dimensions




Application	A	H	T1	C	d	D	W	E1	F
SOP-8	$330.0 \pm 2.00$	50 MIN.	$12.4 + 2.00$ $-0.00$	$13.0 + 0.50$ $-0.20$	1.5 MIN.	20.2 MIN.	$12.0 \pm 0.30$	$1.75 \pm 0.10$	$5.5 \pm 0.05$
	P0	P1	P2	D0	D1	T	A0	B0	K0
	$4.0 \pm 0.10$	$8.0 \pm 0.10$	$2.0 \pm 0.05$	$1.5 + 0.10$ $-0.00$	1.5 MIN.	$0.6 + 0.00$ $-0.40$	$6.40 \pm 0.20$	$5.20 \pm 0.20$	$2.10 \pm 0.20$


(mm)

### Taping Direction Information

SOP-8



### Classification Profile



## Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
<b>Preheat &amp; Soak</b>		
Temperature min ( $T_{smin}$ )	100 °C	150 °C
Temperature max ( $T_{smax}$ )	150 °C	200 °C
Time ( $T_{smin}$ to $T_{smax}$ ) ( $t_s$ )	60-120 seconds	60-120 seconds
Average ramp-up rate ( $T_{smax}$ to $T_p$ )	3 °C/second max.	3°C/second max.
Liquidous temperature ( $T_L$ )	183 °C	217 °C
Time at liquidous ( $t_L$ )	60-150 seconds	60-150 seconds
Peak package body Temperature ( $T_p$ )*	See Classification Temp in table 1	See Classification Temp in table 2
Time ( $t_p$ )** within 5°C of the specified classification temperature ( $T_c$ )	20** seconds	30** seconds
Average ramp-down rate ( $T_p$ to $T_{smax}$ )	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.
* Tolerance for peak profile Temperature ( $T_p$ ) is defined as a supplier minimum and a user maximum.		
** Tolerance for time at peak profile temperature ( $t_p$ ) is defined as a supplier minimum and a user maximum.		

Table 1. SnPb Eutectic Process – Classification Temperatures ( $T_c$ )

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> ≥350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures ( $T_c$ )

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> 350-2000	Volume mm <sup>3</sup> >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

## Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HTRB	JESD-22, A108	1000 Hrs, 80% of VDS max @ $T_{jmax}$
HTGB	JESD-22, A108	1000 Hrs, 100% of VGS max @ $T_{jmax}$
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C

## Customer Service

### Sinopower Semiconductor, Inc.

5F, No. 6, Dusing 1St Rd., Hsinchu Science Park,

Hsinchu, 30078, Taiwan

TEL: 886-3-5635818 Fax: 886-3-5642050