# FG654301

# Silicon N-channel MOS FET (FET1) Silicon P-channel MOS FET (FET2)

For switching circuits

#### Overview

FG654301 is N-P channel dual type small signal MOS FET employed small size surface mounting package.

### ■ Features

• Low drain-source ON resistance:

$$R_{DS(on)}$$
 typ. =  $2 \Omega (V_{GS} = 4.0 \text{ V}) / 4 \Omega (V_{GS} = -4.0 \text{ V})$ 

- High-speed switching
- Small size surface mounting package: SMini6-F3-B
- Contributes to miniaturization of sets, reduction of component count.
- Eco-friendly Halogen-free package

### Packaging

FG6543010R Embossed type (Thermo-compression sealing): 8000 pcs / reel (standard)

# ■ Absolute Maximum Ratings $T_a = 25$ °C

Parameter		Symbol	Rating	Unit	
FET1	Drain-source surrender voltage	V <sub>DSS</sub>	30	V	
	Gate-source surrender voltage	V <sub>GSS</sub>	±12	V	
	Drain current	$I_D$	100	mA	
	Peak drain current	$I_{DP}$	200	mA	
FET2	Drain-source surrender voltage	V <sub>DSS</sub>	-30	V	
	Gate-source surrender voltage	V <sub>GSS</sub>	±12	V	
	Drain current	$I_D$	-100	mA	
	Peak drain current	$I_{DP}$	-200	mA	
Overall	Total power dissipation	$P_{T}$	150	mW	
	Channel temperature	T <sub>ch</sub>	150	°C	
	Storage temperature	T <sub>stg</sub>	-55 to +150	°C	

### ■ Package

• Code

SMini6-F3-B


Package dimension clicks here.  $\rightarrow$ 

#### • Pin Name

1: Source (FET1) 4: Source (FET2) 2: Gate (FET1) 5: Gate (FET2) 3: Drain (FET2) 6: Drain (FET1)

# ■ Marking Symbol: V7

### ■ Internal Connection



FG654301 Panasonic


# ■ Electrical Characteristics $T_a = 25$ °C±3°C

### • FET1

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Drain-source surrender voltage	V <sub>DSS</sub>	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	30			V
Drain-source cutoff current	I <sub>DSS</sub>	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$			1.0	μА
Gate-source cutoff current	$I_{GSS}$	$V_{GS} = \pm 10 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μΑ
Gate threshold voltage	V <sub>TH</sub>	$I_D = 1.0 \mu\text{A},  V_{DS} = 3.0 \text{V}$	0.5	1.0	1.5	V
Drain-source ON resistance	R <sub>DS(on)</sub>	$I_D = 10 \text{ mA}, V_{GS} = 2.5 \text{ V}$		3	6	Ω
		$I_D = 10 \text{ mA}, V_{GS} = 4.0 \text{ V}$		2	3	
Forward transfer admittance	Y <sub>fs</sub>	$I_D = 10 \text{ mA}, V_{DS} = 3.0 \text{ V}$	20	55		mS
Short-circuit input capacitance (Common source)	C <sub>iss</sub>			12		pF
Short-circuit output capacitance (Common source)	C <sub>oss</sub>	$V_{DS} = 3 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		7		pF
Reverse transfer capacitance (Common source)	C <sub>rss</sub>			3		pF
Turn-on time *	t <sub>on</sub>	$V_{DD} = 3 \text{ V}, V_{GS} = 0 \text{ V to } 3 \text{ V}, I_D = 10 \text{ mA}$		100		ns
Turn-off time *	t <sub>off</sub>	$V_{DD} = 3 \text{ V}, V_{GS} = 3 \text{ V to } 0 \text{ V}, I_D = 10 \text{ mA}$		100		ns

Note) 1. Measuring methods are based on JAPANESE INDUSTRIAL STANDARD JIS C 7030 measuring methods for transistors.

### 2. \*: Test circuit




### • FET2

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Drain-source surrender voltage	$V_{\mathrm{DSS}}$	$I_D = -1 \text{ mA}, V_{GS} = 0 \text{ V}$	-30			V
Drain-source cutoff current	$I_{DSS}$	$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V}$			-1.0	μА
Gate-source cutoff current	$I_{GSS}$	$V_{GS} = \pm 10 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μА
Gate threshold voltage	$V_{TH}$	$I_D = -1.0 \mu A, V_{DS} = -3.0 V$	- 0.5	-1.0	-1.5	V
Drain-source ON resistance	R <sub>DS(on)</sub>	$I_D = -10 \text{ mA}, V_{GS} = -2.5 \text{ V}$		7	17	Ω
		$I_D = -10 \text{ mA}, V_{GS} = -4.0 \text{ V}$		4	7	
Forward transfer admittance	Yfs	$I_D = -10 \text{ mA}, V_{DS} = -3.0 \text{ V}$	20	40		mS
Short-circuit input capacitance (Common source)	C <sub>iss</sub>			12		pF
Short-circuit output capacitance (Common source)	C <sub>oss</sub>	$V_{DS} = -3 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		7		pF
Reverse transfer capacitance (Common source)	C <sub>rss</sub>			3		pF
Turn-on time *	t <sub>on</sub>	$V_{DD} = -3 \text{ V}, V_{GS} = 0 \text{ V to } -3 \text{ V}, I_D = -10 \text{ mA}$		100		ns
Turn-off time *	t <sub>off</sub>	$V_{DD} = -3 \text{ V}, V_{GS} = -3 \text{ V to } 0 \text{ V}, I_D = -10 \text{ mA}$		100		ns

Note) 1. Measuring methods are based on JAPANESE INDUSTRIAL STANDARD JIS C 7030 measuring methods for transistors.


# 2. \*: Test circuit




2 Ver. BED


Panasonic FG654301


# Common characteristics chart




# Characteristics charts of FET1













FG654301 Panasonic







# Characteristics charts of FET2











4 Ver. BED

Panasonic FG654301





# Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book.

  Consult our sales staff in advance for information on the following applications:
  - Special applications (such as for airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
  - It is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application, unless our company agrees to your using the products in this book for any special application.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
  - Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.

20100202