

Silicon PNP Power Transistors

2SB965

DESCRIPTION


- With TO-3PFa package
- Complement to type 2SD1288

APPLICATIONS

- For use in low frequency and power amplifier applications

PINNING

PIN	DESCRIPTION
1	Base
2	Collector
3	Emitter



Absolute maximum ratings(Ta=25°C)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V _{CBO}	Collector-base voltage	Open emitter	-120	V
V _{CEO}	Collector-emitter voltage	Open base	-120	V
V _{EBO}	Emitter-base voltage	Open collector	-5	V
I _C	Collector current		-7	A
P _C	Collector power dissipation	T _C =25°C	70	W
T _j	Junction temperature		150	°C
T _{stg}	Storage temperature		-55~150	°C

Silicon PNP Power Transistors

2SB965

CHARACTERISTICS

T_j=25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{(BR)CEO}	Collector-emitter breakdown voltage	I _C =-25mA ; I _B =0	-120			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =-4A ; I _B =-0.4A			-1.5	V
V _{BEsat}	Base-emitter saturation voltage	I _C =-4A ; I _B =-0.4A			-2.0	V
I _{CBO}	Collector cut-off current	V _{CB} =-120V; I _E =0			-50	μA
I _{EBO}	Emitter cut-off current	V _{EB} =-5V; I _C =0			-50	μA
h _{FE-1}	DC current gain	I _C =-1A ; V _{CE} =-5V	60		320	
h _{FE-2}	DC current gain	I _C =-4A ; V _{CE} =-5V	20			
C _{OB}	Output capacitance	I _E =0 ; V _{CB} =-10V; f=1MHz		150		pF
f _T	Transition frequency	I _C =-1A ; V _{CE} =-5V		75		MHz

◆ h_{FE-1} classifications

R	Q	P
60-120	100-200	160-320

Silicon PNP Power Transistors

2SB965

PACKAGE OUTLINE



Fig.2 Outline dimensions (unindicated tolerance:±0.30mm)