

GA10JT12-263

=

=

=

=

1200 V

1.4 V

10 A

140 mΩ

Normally – OFF Silicon Carbide Junction Transistor

Features

- 175 °C maximum operating temperature
- Temperature independent switching performance
- Gate oxide free SiC switch
- Suitable for connecting an anti-parallel diode
- Positive temperature coefficient for easy paralleling

SiC transistor most compatible with existing Si gate-drivers

• Low gate charge

Advantages

· Low switching losses

High temperature operation

• Higher efficiency

· Low intrinsic capacitance

PackageRoHS Compliant





 V_{DS}

 I_D

V_{DS(ON)}

R_{DS(ON)}

Applications

- Down Hole Oil Drilling, Geothermal Instrumentation
- Hybrid Electric Vehicles (HEV)
- Solar Inverters
- Switched-Mode Power Supply (SMPS)
- Power Factor Correction (PFC)
- Induction Heating
- Uninterruptible Power Supply (UPS)
- Motor Drives

Absolute Maximum Ratings

· High short circuit withstand capability

Parameter	Symbol	Conditions	Values	Unit
Drain – Source Voltage	V _{DS}	$V_{GS} = 0 V$	1200	V
Continuous Drain Current	ID	T _{C,MAX} = 95 °C	10	А
Gate Peak Current	I _{GM}		10	А
Turn-Off Safe Operating Area	RBSOA	T _{VJ} = 175 °C, I _G = 1 A, Clamped Inductive Load	I _{D,max} = 10 @ V _{DS} ≤ V _{DSmax}	А
Short Circuit Safe Operating Area	SCSOA	T_{VJ} = 175 °C, I _G = 1 A, V _{DS} = 800 V, Non Repetitive	20	μs
Reverse Gate – Source Voltage	V _{SG}		30	V
Reverse Drain – Source Voltage	V _{SD}		25	V
Power Dissipation	P _{tot}	T _c = 95 °C	94	W
Storage Temperature	T _{stq}		-55 to 175	°C

Electrical Characteristics

Deverseter	Cumula al	Conditions	Values		l lmit	
Parameter	Symbol	Conditions	min.	typ.	max.	Unit
On Characteristics						
		I _D = 10 A, I _G = 200 mA, T _j = 25 °C		1.4		
Drain – Source On Voltage	V _{DS(ON)}	I _D = 10 A, I _G = 400 mA, T _j = 125 °C		1.6		V
		I _D = 10 A, I _G = 800 mA, T _j = 175 °C		2.2		
		I _D = 10 A, I _G = 200 mA, T _j = 25 °C		140		
Drain – Source On Resistance	$R_{DS(ON)}$	I_D = 10 A, I_G = 400 mA, T_j = 125 °C		160		mΩ
		I _D = 10 A, I _G = 800 mA, T _j = 175 °C		220		
Gate Forward Voltage	$V_{GS(FWD)}$	I _G = 500 mA, T _j = 25 °C		3.3		V
Gate I of ward voltage		I _G = 500 mA, T _j = 175 °C		3.1		
DC Current Gain	ß	V _{DS} = 5 V, I _D = 10 A, T _j = 25 °C		TBD		
	β	V _{DS} = 5 V, I _D = 10 A, T _j = 175 °C		TBD		
Off Characteristics						
		V _R = 1200 V, V _{GS} = 0 V, T _j = 25 °C		350		
Drain Leakage Current	I _{DSS}	V _R = 1200 V, V _{GS} = 0 V, T _j = 125 °C		530		nA
		V_R = 1200 V, V_{GS} = 0 V, T_j = 175 °C		700		
Gate Leakage Current	I _{SG}	V _{SG} = 20 V, T _i = 25 °C		20		nA



GA10JT12-263

Electrical Characteristics

Devemeter	Symbol Conditions –		Values			Unit
Parameter	Symbol	Conditions	min.	typ.	max.	Unit
Capacitance Characteristics						
Gate-Source Capacitance	C _{gs}	V _{GS} = 0 V, f = 1 MHz		tbd		pF
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _D = 1 V, f = 1 MHz		tbd		pF
Reverse Transfer/Output Capacitance	C _{rss} /C _{oss}	V_{D} = 1 V, f = 1 MHz		tbd		pF
Switching Characteristics						
Turn On Delay Time	t _{d(on)}	T _i = 25 °C, V _{DS} = 800 V, I _D = 10 A,		tbd		ns
Rise Time	tr	Two-Level Gate Drive,		tbd		ns
Turn Off Delay Time	t _{d(off)}	$\begin{array}{c} R_G = 1.5 \ \Omega, \ C_G = 9 \ nF, \\ V_{GH} = tbd, \ V_{GL} = tbd, \ V_{EE} = tbd, \\ IXDD614 \ Gate \ Drive \ IC, \\ L = 1.05 \ mH, \ FWD = GB10SLT12, \\ Refer to \ Fig. 15 \ for \ gate \ current \end{array}$		tbd		ns
Fall Time	t _f			tbd		ns
Turn-On Energy Per Pulse	Eon			tbd		μJ
Turn-Off Energy Per Pulse	E _{off}			tbd		μJ
Total Switching Energy	E _{ts}	waveform		tbd		μJ
Turn On Delay Time	t _{d(on)}	T _i = 175 °C, V _{DS} = 800 V, I _D = 10 A,		tbd		
Rise Time	tr	Two-Level Gate Drive,		tbd		ns
Turn Off Delay Time	t _{d(off)}	$R_{G} = 1.5 \Omega, C_{G} = 9 nF,$		tbd		ns
Fall Time	t _f	V_{GH} = tbd, V_{GL} = tbd, V_{EE} = tbd, IXDD614 Gate Drive IC.		tbd		ns
Turn-On Energy Per Pulse	Eon	L = 1.05 mH, FWD = GB10SLT12,		tbd		μJ
Turn-Off Energy Per Pulse	E _{off}	Refer to Fig. 15 for gate current		tbd		μJ
Total Switching Energy	E _{ts}	waveform		tbd		μJ
Thermal Characteristics						
Thermal resistance, junction - case	R _{thJC}			0.85		°C/W

Figures

Figure 1: Typical Output Characteristics at 25 °C

TBD

TBD

Figure 2: Typical Output Characteristics at 125 °C





Figure 3: Typical Output Characteristics at 175 °C

Figure 4: Typical Gate Source I-V Characteristics vs.

TBD

Temperature



Figure 5: Normalized On-Resistance and Current Gain vs. Temperature



Figure 6: Typical Blocking Characteristics

TBD



Figure 7: Capacitance Characteristics







Figure 9: Typical Hard-switched Turn On Waveforms

Figure 10: Typical Hard-switched Turn Off Waveforms

TBD



Figure 11: Typical Turn On Energy Losses and Switching Times vs. Temperature



Figure 12: Typical Turn Off Energy Losses and Switching Times vs. Temperature

TBD



Figure 13: Typical Turn On Energy Losses vs. Drain Current Figure 14: Typical Turn Off Energy Losses vs. Drain Current





Figure 15: Typical Gate Current Waveform

Figure 16: Typical Hard Switched Device Power Loss vs. Switching Frequency ¹

TBD

TBD



Figure 17: Power Derating Curve

Figure 18: Forward Bias Safe Operating Area

TBD

TBD

Figure 19: Turn-Off Safe Operating Area

Figure 20: Transient Thermal Impedance

¹ – Representative values based on device switching energy loss. Actual losses will depend on gate drive conditions, device load, and circuit topology.

GA10JT12-263

Commercial Gate Drivers Compatible with GA10JT12-263

				Fea	atures		
Manufacturer	Part Number	Peak Current Output	Optical Signal Isolation	Desaturation Detection	Under Voltage Lockout	Active Miller Clamping	
Avago Tech.	HCPL-316J	2.5	✓	✓	\checkmark	_	
Avago Tech.	HCPL-322J	2.5	\checkmark	✓	\checkmark	✓	
IXYS	IXD_604	4.0	-	-	-	-	
IXYS	IXD_609	9.0	-	-	-	-	
IXYS	IXD_614	14.0	-	-	-	-	
IXYS	IXD_630	30.0	-	-	-	-	
IXYS	IRFD630	30.0	-	-	-	-	
Micrel	MIC4452YN	12.0	_	-	_	_	
Microsemi	LX1780QLQ	15.0	_	_	✓	_	
Texas Instruments	UCC27322	9.0	_	_	_	_	

This is a partial list of widely available commercial Silicon IGBT/MOSFET gate drivers which may be used to drive the GA10JT12-263. Specific product information including advanced features and pinouts should be obtained from the individual product manufacturer's websites.

The gate of the GA10JT12-263 can be driven similar to a silicon IGBT or MOSFET in which a gate driver IC is used to supply positive gate current peaks to the device at turn-on and negative current peaks at turn-off. Unlike the IGBT or MOSFET, the GA10JT12-263 also requires a continuous gate current for the device to remain on after the initial current peak. An example gate current waveform for the GA10JT12-263 can be seen in Fig. 15.

Single-Level SJT Gate Drive

Producing the necessary gate current peaks and continuous currents can be done very simply using a circuit similar what is shown in Fig. 21 in which an external gate capacitor and resistor are placed in parallel connected to the gate drive output node and the SJT gate. The gate resistor is chosen to control the continuous gate current and adjusting the external capacitance will alter positive and negative current peaks. More details can be found in a series of GeneSiC Semiconductor Application Notes. (http://www.genesicsemi.com/index.php/references/notes)




Figure 21: Single-Level SJT Gate Diver Configuration (* - External signal isolation is required for non-isolated gate driver ICs.)

Single-Level Gate Drive Conditions

Parameter	Symbol	Conditions		Values		Unit
Parameter	Symbol	Conditions	Min.	Typical	Max.	
Supply Voltage	V _{CC}			15	20	V
Negative Supply Voltage	V _{EE}		-10	-8	GND	V
Output Current, Peak	I _{OUT, pk}	Package Limited,	1.0	2.0		А
Output Current, Continuous	I _{OUT}	T = 175 °C	0.3	0.5		Α

Output Gate Components

Gate Resistance	R_{G}	V _{CC} = 15 V, I _G ≈ 0.5 A, T = 175 °C	15	22	Ω
Gate Capacitance	C_{G}	V_{CC} = 15 V I _{G,pk} ≈ 2.0 A, T = 175 °C	5	tbd	nF

GA10JT12-263

Two-Level SJT Gate Drive

The gate of the GA10JT12-263 can also be driven with a slightly more advanced gate drive circuit, seen in Fig. 22, in which two gate drive ICs are used with two different supply voltage (V_{cc}) levels in order to minimize gate drive losses. By using a second, lower voltage output gate driver IC the power consumption of the continuous current is reduced. Additional detail on this Two-Level SJT gate driving technique is discussed in GeneSiC Semiconductor Application Note AN-10B. (http://www.genesicsemi.com/index.php/references/notes)




Figure 22: Two-Level SJT Gate Diver Configuration for Reduced Drive Losses (* – External signal isolation is required for nonisolated gate driver ICs.)

Two-Level Gate Drive Conditions

Parameter	Symbol	Symbol Conditions mir		Values		Unit
Farameter	Symbol			Typical	max.	
Supply Voltage, High Level Driver	$V_{CC} (V_{GH}^{+})$		15	20		V
Supply Voltage, Low Level Driver	$V_{CC}(V_{GL}^{+})$		5	tbd		V
Negative Supply Voltage	V _{EE}		-10	tbd	GND	V
Output Current, Peak	I _{OUT}	Package Limited	1.0	2.0		А
Output Current, Continuous	Ι _{ουτ}	T = 175 °C	0.3	0.5		А

Output Gate Components

Gate Resistance	R _G	V _{GL} = 6.0 V, I _G ≈ 0.5 A, T = 175 °C		1.6	5	Ω
Gate Capacitance	C _G	V _{GH} = 20 V, I _{G,pk} ≈ 2.0 A, T = 175 ^o C	5	tbd		nF

+ – Consult application note AN-10B for more information on parameters V_{GH} and V_{GL}




GA10JT12-263

Package Dimensions:

TO-263

PACKAGE OUTLINE



NOTE

CONTROLLED DIMENSION IS INCH. DIMENSION IN BRACKET IS MILLIMETER.
 DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS

Revision History							
Date	Revision	Comments	Supersedes				
2013/12/19	1	Updated Gate Drive Section					
2013/09/12	0	Initial release					

Published by GeneSiC Semiconductor, Inc. 43670 Trade Center Place Suite 155 Dulles, VA 20166

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice.

GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.



SPICE Model Parameters

This is a secure document. Copy this code from the SPICE model PDF file on our website into a SPICE software program for simulation of the GA10JT12.

```
*
     MODEL OF GeneSiC Semiconductor Inc.
*
*
     $Revision: 1.0
                                 $
*
     $Date: 26-AUG-2013
                                Ś
*
*
     GeneSiC Semiconductor Inc.
*
     43670 Trade Center Place Ste. 155
*
     Dulles, VA 20166
*
*
     COPYRIGHT (C) 2013 GeneSiC Semiconductor Inc.
     ALL RIGHTS RESERVED
*
* These models are provided "AS IS, WHERE IS, AND WITH NO WARRANTY
* OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED
* TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
* PARTICULAR PURPOSE."
* Models accurate up to 2 times rated drain current.
.model GA10JT12 NPN
+ IS
          5.00E-47
+ ISE
          1.26E-28
+ EG
          3.2
+ BF
          100
+ BR
         0.55
+ IKF
         350
         1
+ NF
+ NE
         2
         0.26
+ RB
         0.01
+ RE
+ RC
         0.1
+ CJC
        3.50E-10
+ VJC
         3
+ MJC
         0.5
+ CJE
         1.11E-9
+ VJE
          3
         0.5
+ MJE
         3
+ XTI
+ XTB
          -1.2
+ TRC1
         7.00E-3
+ VCEO
         1200
+ ICRATING 10
+ MFG
      GeneSiC Semiconductor
* End of GA10JT12 SPICE Model
```