

2N7639-GA

D

600 V

Normally – OFF Silicon Carbide Junction Transistor

Features

- 250 °C maximum operating temperature
- Temperature independent switching performance
- Electrically isolated base-plate
- Gate oxide free SiC switch
- Suitable for connecting an anti-parallel diode
- Positive temperature coefficient for easy paralleling
- · Low gate charge
- Low intrinsic capacitance

Advantages

- Low switching losses
- Higher efficiency
- High temperature operation
- · High short circuit withstand capability

$V_{DS(ON)} = 1.3 V$ $I_D = 20 A$ $R_{DS(ON)} = 65 m\Omega$

=

V_{DS}

Package RoHS Compliant



G G S

TO - 257 (Isolated Base-plate Hermetic Package)

Applications

- Down Hole Oil Drilling, Geothermal Instrumentation
- Hybrid Electric Vehicles (HEV)
- Solar Inverters
- Switched-Mode Power Supply (SMPS)
- Power Factor Correction (PFC)
- Induction Heating
- Uninterruptible Power Supply (UPS)
- Motor Drives

Maximum Ratings at T_i = 250 °C, unless otherwise specified

Parameter	Symbol	Conditions	Values	Unit
Drain – Source Voltage	V _{DS}	$V_{GS} = 0 V$	600	V
Continuous Drain Current	Ι _D	145 °C < T _C < 160 °C	20	А
Gate Peak Current	I _{GM}		5	А
Turn-Off Safe Operating Area	RBSOA	T_{VJ} = 250 °C, I _G = 1 A, Clamped Inductive Load	I _{D,max} = 20 @ V _{DS} ≤ V _{DSmax}	А
Short Circuit Safe Operating Area	SCSOA	T_{VJ} = 250 °C, I _G = 2.5 A, V _{DS} = 400 V, Non Repetitive	20	μs
Reverse Gate – Source Voltage	V _{GS}	·	30	V
Reverse Drain – Source Voltage	V _{DS}		40	V
Power Dissipation	P _{tot}	T _c = 145 °C	90	W
Operating and Storage Temperature	T _j , T _{stg}		-55 to 250	°C

Electrical Characteristics at T_j = 250 °C, unless otherwise specified

Devemeter	Symbol	Symbol Conditions -	Values		l lmit	
Parameter	Symbol	Conditions	min.	typ.	max.	Unit
On Characteristics						
Drain – Source On Voltage	V _{DS(ON)}	$\begin{array}{l} I_{\rm D} = 20 \text{ A}, \ I_{\rm G} = 400 \text{ mA}, \ T_{\rm J} = 25 \ ^{\circ}\text{C} \\ I_{\rm D} = 20 \text{ A}, \ I_{\rm G} = 500 \text{ mA}, \ T_{\rm J} = 125 \ ^{\circ}\text{C} \\ I_{\rm D} = 20 \text{ A}, \ I_{\rm G} = 1000 \text{ mA}, \ T_{\rm J} = 175 \ ^{\circ}\text{C} \\ I_{\rm D} = 20 \text{ A}, \ I_{\rm G} = 1000 \text{ mA}, \ T_{\rm J} = 250 \ ^{\circ}\text{C} \end{array}$		1.3 1.8 2.2 3.3		v
Drain – Source On Resistance	R _{DS(ON)}	$ \begin{array}{l} I_{D} = 20 \text{ A}, \text{ I}_{G} = 400 \text{ mA}, \text{ T}_{J} = 25 \ ^{\circ}\text{C} \\ I_{D} = 20 \text{ A}, \text{ I}_{G} = 500 \text{ mA}, \text{ T}_{J} = 125 \ ^{\circ}\text{C} \\ I_{D} = 20 \text{ A}, \text{ I}_{G} = 1000 \text{ mA}, \text{ T}_{J} = 175 \ ^{\circ}\text{C} \\ I_{D} = 20 \text{ A}, \text{ I}_{G} = 1000 \text{ mA}, \text{ T}_{J} = 250 \ ^{\circ}\text{C} \end{array} $		65 91 110 165		mΩ
Gate Forward Voltage	$V_{GS(FWD)}$	I _G = 1000 mA, T _j = 25 °C I _G = 1000 mA, T _j = 250 °C		3.0 2.7		V
DC Current Gain	β	$ \begin{array}{l} V_{DS} = 5 \mbox{ V, } I_D = 20 \mbox{ A, } T_j = 25 \mbox{ °C} \\ V_{DS} = 5 \mbox{ V, } I_D = 20 \mbox{ A, } T_j = 125 \mbox{ °C} \\ V_{DS} = 5 \mbox{ V, } I_D = 20 \mbox{ A, } T_j = 175 \mbox{ °C} \\ V_{DS} = 5 \mbox{ V, } I_D = 20 \mbox{ A, } T_j = 250 \mbox{ °C} \end{array} $		110 78 73 69		



Off Characteristics

		V _R = 600 V, V _{GS} = 0 V, T _j = 25 °C	10	
Drain Leakage Current	I _{DSS}	V _R = 600 V, V _{GS} = 0 V, T _j = 175 °C	50	μA
		V _R = 600 V, V _{GS} = 0 V, T _j = 250 °C	100	
Gate Leakage Current	I _{SG}	V _{SG} = 20 V, T _j = 25 °C	20	nA

Electrical Characteristics at T_j = 250 °C, unless otherwise specified


Parameter	Symbol	Conditions	Values			11:0:4
	Symbol	Conditions	min.	typ.	max.	Unit
Capacitance Characteristics						
Gate-Source Capacitance	C _{gs}	V _{GS} = 0 V, f = 1 MHz		2400		pF
Input Capacitance	Ciss	V_{GS} = 0 V, V_{D} = 1 V, f = 1 MHz		3700		pF
Reverse Transfer/Output Capacitance	C_{rss}/C_{oss}	$V_{D} = 1 V, f = 1 MHz$		840		pF

Switching Characteristics

Turn On Delay Time	t _{d(on)}	$V_{DD} = 400 \text{ V}, I_D = 20 \text{ A},$ $V_{GS} = -8/15 \text{ V}, T_j = 175 \text{ °C}$ Refer to Figure 15 for gate drive current waveforms	92	ns
Rise Time	tr		42	ns
Turn Off Delay Time	t _{d(off)}		51	ns
Fall Time	t _f		31	ns
Turn-On Energy Per Pulse	Eon		811	μJ
Turn-Off Energy Per Pulse	E _{off}		96	μJ
Total Switching Energy	E _{ts}		907	μJ
Turn On Delay Time	t _{d(on)}		91	ns
Rise Time	tr	1	17	ns
Turn Off Delay Time	$t_{d(off)}$	$V_{DD} = 400 \text{ V}, \text{ I}_{D} = 20 \text{ A},$	50	ns
Fall Time	t _f	V_{GS} = -8/15 V ,T _j = 250 °C Refer to Figure 15 for gate drive	21	ns
Turn-On Energy Per Pulse	Eon	current waveforms	100	μJ
Turn-Off Energy Per Pulse	E _{off}		40	μJ
Total Switching Energy	E _{ts}	1	140	μJ

Thermal Characteristics

Thermal resistance, junction - case	R _{thJC}	1.16	°C/W



2N7639-GA




Figure 3: Typical Output Characteristics at 250 °C





Figure 5: Normalized On-Resistance and Current Gain vs. Temperature






Figure 4: Typical Gate Source I-V Characteristics vs. Temperature





Figure 6: Typical Blocking Characteristics



GeneSiC SEMICONDUCTOR

2N7639-GA






Figure 9: Typical Hard-switched Turn On Waveforms












Figure 10: Typical Hard-switched Turn Off Waveforms



Times vs. Temperature



2N7639-GA







Figure 15: Typical Gate Current Waveform












Figure 16: Typical Hard Switched Device Power Loss vs. Switching Frequency ¹





¹ – Representative values based on device switching energy loss. Actual losses will depend on gate drive conditions, device load, and circuit topology.



Gate Drive Technique (Option #1)

To drive the 2N7639-GA with the lowest gate drive losses, please refer to the dual voltage source gate drive configuration described in Application Note AN-10B (http://www.genesicsemi.com/index.php/references/notes).

Gate Drive Technique (Option #2)

The 2N7639-GA can be effectively driven using the IXYS IXDN614 / IXDD614 non-inverting gate driver IC or a comparable product. A typical gate driver configuration along with component values using this driver is offered below. Additional information is available in GeneSiC Application Note AN-10A and from the manufacturer at www.ixys.com.




Figure 21: Recommended Gate Diver Configuration (Option #2)


Parameter	Symbol	mbol Conditions	Values			Unit
	Symbol		min.	typ.	max.	Unit
Option #1 Gate Drive Conditions (IX	DD614/IXDN614)					
Supply Voltage, High Side Driver	V _{cc}	V _{GH}	15	20	30	V
Supply Voltage, Low Side Driver	Vcc	V _{GL}	5	6.5		V
Off State Voltage, Both Drivers	GND	V _{EE}		-10	0	V
Gate Control Input Signal, Low	IN		-5.0	0	0.8	V
Gate Control Input Signal, High	IN		4	5.0	V _{CC} +0.3	V
Enable, Low	EN	IXDD614 Only			1/3*V _{CC}	V
Enable, High	EN	IXDD614 Only	2/3*V _{CC}			V
Output Voltage, Low	V _{OUT}				0.025	V
Output Voltage, High	V _{OUT}		V _{CC} -0.025			V
Output Current, Peak	lout	Package Limited			14	А
Output Current, Continuous	I _{OUT}			0.5	4.0	А

Passive Gate Components

Gate Resistance	R _G	V _{GL} = 6.0 V, I _G ≈ 0.5 A		1.6	5	Ω
Gate Capacitance	C _G	V_{GH} = 20 V, $I_{G,pk} \approx 4.0$ A	20	35		nF



Package Dimensions:



NOTE

1. CONTROLLED DIMENSION IS INCH. DIMENSION IN BRACKET IS MILLIMETER.

2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS

Revision History						
Date	Revision	Comments	Supersedes			
2013/12/09	2	Updated Electrical Characteristics				
2013/11/18	1	Updated Electrical Characteristics				
2012/08/24	0	Initial release				

Published by GeneSiC Semiconductor, Inc. 43670 Trade Center Place Suite 155 Dulles, VA 20166

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice.

GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.



SPICE Model Parameters

This is a secure document. Copy this code from the SPICE model PDF file on our website into a SPICE software program for simulation of the 2N7639-GA.

```
*
     MODEL OF GeneSiC Semiconductor Inc.
*
*
     $Revision: 1.0
                                 $
*
     $Date: 06-SEP-2013
                                 $
*
*
     GeneSiC Semiconductor Inc.
     43670 Trade Center Place Ste. 155
*
*
     Dulles, VA 20166
*
*
     COPYRIGHT (C) 2013 GeneSiC Semiconductor Inc.
*
     ALL RIGHTS RESERVED
*
* These models are provided "AS IS, WHERE IS, AND WITH NO WARRANTY
* OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED
* TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
* PARTICULAR PURPOSE."
* Models accurate up to 2 times rated drain current.
.model 2N7639-GA NPN
+ IS
         6.03E-47
+ ISE
          1.72E-28
+ EG
          3.23
+ BF
          122
+ BR
         0.55
         300
+ IKF
+ NF
         1
+ NE
         1.868
+ RB
          0.26
+ RE
          0.088
         0.01
+ RC
         5.68E-10
+ CJC
+ VJC
          2.978967839
+ MJC
          0.466424924
+ CJE
          1.72E-09
+ VJE
         2.77859888
+ MJE
         0.48415
+ XTI
          3
          -0.78
+ XTB
          7.00E-02
+ TRC1
+ VCEO
         600
+ ICRATING 20
+ MFG GeneSiC Semiconductor
* End of 2N7639-GA SPICE Model
```