LO4459PT1G

P-Channel Enhancement Mode Field Effect Transistor

General Description

The LO4459PT1G uses advanced trench technology to provide excellent $R_{DS(ON)}$ with low gate charge. This device is suitable for use as a load switch or in PWM applications.
LO4459PT1G is a Green Product ordering option.

Features

V_{DS} (V) = -30V
I_D = -6.5A
$R_{DS(ON)}$ < 46mΩ (V_{GS} = -10V)
$R_{DS(ON)}$ < 72mΩ (V_{GS} = -4.5V)

SOP-8

Top View





DEVICE MARKING



M = Date Code

Absolute Maximum Ratings T_A=25°C unless otherwise noted

Parameter		Symbol	Maximum	Units
Drain-Source Voltage		V_{DS}	-30	V
Gate-Source Voltage		V_{GS}	±20	V
Continuous Drain Current [A]	T_A=25°C	I_D	-6.5	A
	T_A=70°C		-5.3	
Pulsed Drain Current [B]		I_{DM}	-30	
Power Dissipation [A]	T_A=25°C	P_D	3.1	W
	T_A=70°C		2	
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 150	°C

Thermal Characteristics

Parameter		Symbol	Typ	Max	Units
Maximum Junction-to-Ambient [A]	t ≤ 10s	$R_{\theta JA}$	33	40	°C/W
Maximum Junction-to-Ambient [A]	Steady-State		62	75	°C/W
Maximum Junction-to-Lead [C]	Steady-State	$R_{\theta JL}$	18	24	°C/W

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	I_D=-250μA, V_{GS}=0V	-30			V
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS}=-24V, V_{GS}=0V			-1	μA
		T_J=55°C			-5	
I_{GSS}	Gate-Body leakage current	V_{DS}=0V, V_{GS}=±20V			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS}=V_{GS} I_D=-250μA	-1	-1.85	-3	V
$I_{D(ON)}$	On state drain current	V_{GS}=-10V, V_{DS}=-5V	-30			A
$R_{DS(ON)}$	Static Drain-Source On-Resistance	V_{GS}=-10V, I_D=-5.3A			46	mΩ
		T_J=125°C			68	
		V_{GS}=-4.5V, I_D=-4.2A			72	mΩ
g_{FS}	Forward Transconductance	V_{DS}=-5V, I_D=-6.5A		11		S
V_{SD}	Diode Forward Voltage	I_S=-1A,V_{GS}=0V		-0.78	-1	V
I_S	Maximum Body-Diode Continuous Current				-3.5	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	V_{GS}=0V, V_{DS}=-15V, f=1MHz		668	830	pF
C_{oss}	Output Capacitance			126		pF
C_{rss}	Reverse Transfer Capacitance			92		pF
R_g	Gate resistance	V_{GS}=0V, V_{DS}=0V, f=1MHz		6	9	Ω
SWITCHING PARAMETERS						
Q_g (10V)	Total Gate Charge (10V)	V_{GS}=-10V, V_{DS}=-15V, I_D=-6.5A		12.7	16	nC
Q_g (4.5V)	Total Gate Charge (4.5V)			6.4		nC
Q_{gs}	Gate Source Charge			2		nC
Q_{gd}	Gate Drain Charge			4		nC
$t_{D(on)}$	Turn-On DelayTime	V_{GS}=-10V, V_{DS}=-15V, R_L=2.5Ω, R_{GEN}=3Ω		7.7		ns
t_r	Turn-On Rise Time			6.8		ns
$t_{D(off)}$	Turn-Off DelayTime			20		ns
t_f	Turn-Off Fall Time			10		ns
t_{rr}	Body Diode Reverse Recovery Time	I_F=-6.5A, dI/dt=100A/μs		22	30	ns
Q_{rr}	Body Diode Reverse Recovery Charge	I_F=-6.5A, dI/dt=100A/μs		15		nC

A: The value of $R_{\theta JA}$ is measured with the device mounted on 1in^2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The value in any a given application depends on the user's specific board design. The current rating is based on the t≤ 10s thermal resistance rating.

B: Repetitive rating, pulse width limited by junction temperature.

C. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to lead $R_{\theta JL}$ and lead to ambient.

D. The static characteristics in Figures 1 to 6 are obtained using < 300μs pulses, duty cycle 0.5% max.

E. These tests are performed with the device mounted on 1 in^2 FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C. The SOA curve provides a single pulse rating.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Figure 1: On-Region Characteristics



Figure 2: Transfer Characteristics



Figure 3: On-Resistance vs. Drain Current and Gate Voltage



Figure 4: On-Resistance vs. Junction Temperature



Figure 5: On-Resistance vs. Gate-Source Voltage



Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Figure 7: Gate-Charge Characteristics



Figure 8: Capacitance Characteristics



Figure 9: Maximum Forward Biased Safe Operating Area (Note E)



Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)



Figure 11: Normalized Maximum Transient Thermal Impedance(Note E)

SOP-8


Ø0.5
0.60
0.80
1.270
4.90 ±0.025
0.4±0.025
3.90 ±0.025
6.00 ±0.05
0.7±0.025
0.15±0.05
1.45±0.025
1
2
3
4
5
6
7
8


3.5°
±3.5°
0.25
0.70±0.05
1.050
7°
8°
R0.25
0.203
+0.012
+0.008