

LO4459PT1G

P-Channel Enhancement Mode Field Effect Transistor

General Description



The LO4459PT1G uses advanced trench technology to provide excellent $R_{DS(ON)}$ with low gate charge. This device is suitable for use as a load switch or in PWM applications. LO4459PT1G is a Green Product ordering option.

Features

- V_{DS} (V) = -30V
- I_D = -6.5A
- $R_{DS(ON)} < 46m\Omega$ ($V_{GS} = -10V$)
- $R_{DS(ON)} < 72m\Omega$ ($V_{GS} = -4.5V$)

SOP-8

Top View



DEVICE MARKING



M = Date Code

Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^A	$T_A=25^\circ\text{C}$	-6.5	A
	$T_A=70^\circ\text{C}$	-5.3	
Pulsed Drain Current ^B	I_{DM}	-30	
Power Dissipation ^A	$T_A=25^\circ\text{C}$	3.1	W
	$T_A=70^\circ\text{C}$	2	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	33	40	$^\circ\text{C/W}$
Maximum Junction-to-Ambient ^A		Steady-State	62	75
Maximum Junction-to-Lead ^C	$R_{\theta JL}$	18	24	$^\circ\text{C/W}$

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =-250μA, V _{GS} =0V	-30			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-24V, V _{GS} =0V T _J =55°C			-1 -5	μA
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±20V			±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} I _D =-250μA	-1	-1.85	-3	V
I _{D(ON)}	On state drain current	V _{GS} =-10V, V _{DS} =-5V	-30			A
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =-10V, I _D =-5.3A T _J =125°C			46 68	mΩ
		V _{GS} =-4.5V, I _D =-4.2A			72	mΩ
g _{FS}	Forward Transconductance	V _{DS} =-5V, I _D =-6.5A		11		S
V _{SD}	Diode Forward Voltage	I _S =-1A, V _{GS} =0V		-0.78	-1	V
I _S	Maximum Body-Diode Continuous Current				-3.5	A
DYNAMIC PARAMETERS						
C _{ISS}	Input Capacitance	V _{GS} =0V, V _{DS} =-15V, f=1MHz		668	830	pF
C _{OSS}	Output Capacitance			126		pF
C _{RSS}	Reverse Transfer Capacitance			92		pF
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz		6	9	Ω
SWITCHING PARAMETERS						
Q _g (10V)	Total Gate Charge (10V)	V _{GS} =-10V, V _{DS} =-15V, I _D =-6.5A		12.7	16	nC
Q _g (4.5V)	Total Gate Charge (4.5V)			6.4		nC
Q _{gs}	Gate Source Charge			2		nC
Q _{gd}	Gate Drain Charge			4		nC
t _{D(on)}	Turn-On DelayTime	V _{GS} =-10V, V _{DS} =-15V, R _L =2.5Ω, R _{GEN} =3Ω		7.7		ns
t _r	Turn-On Rise Time			6.8		ns
t _{D(off)}	Turn-Off DelayTime			20		ns
t _f	Turn-Off Fall Time			10		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =-6.5A, di/dt=100A/μs		22	30	ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =-6.5A, di/dt=100A/μs		15		nC







A: The value of R_{θJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C. The value in any a given application depends on the user's specific board design. The current rating is based on the t ≤ 10s thermal resistance rating.

B: Repetitive rating, pulse width limited by junction temperature.

C. The R_{θJA} is the sum of the thermal impedance from junction to lead R_{θJL} and lead to ambient.

D. The static characteristics in Figures 1 to 6 are obtained using < 300μs pulses, duty cycle 0.5% max.

E. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C. The SOA curve provides a single pulse rating.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 1: On-Region Characteristics

Figure 2: Transfer Characteristics

Figure 3: On-Resistance vs. Drain Current and Gate Voltage

Figure 4: On-Resistance vs. Junction Temperature

Figure 5: On-Resistance vs. Gate-Source Voltage

Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note E)

SOP-8

