

30V P-Channel Enhancement-Mode MOSFET

$V_{DS} = -30V$

$R_{DS(ON)}, V_{GS} @ -10V, I_{ds} @ -5.3A = 60m\Omega$

$R_{DS(ON)}, V_{GS} @ -4.5V, I_{ds} @ -4.2A = 90m\Omega$

Features



Advanced trench process technology

High Density Cell Design For Ultra Low On-Resistance

Improved Shoot-Through FOM

- ▼ Simple Drive Requirement
- ▼ Small Package Outline
- ▼ Surface Mount Device

LP9435LT1G



ORDERING INFORMATION

Device	Marking	Shipping
LP9435LT1G	P94	3000/Tape&Reel
LP9435LT3G	P94	10000/Tape&Reel

Maximum Ratings and Thermal Characteristics ($T_A = 25^\circ C$ unless otherwise noted)

Symbol	Parameter	Limit	Unit	
V_{DS}	Drain-Source Voltage	-30	V	
V_{GS}	Gate-Source Voltage	± 20		
I_D	Continuous Drain Current	-5.3	A	
I_{DM}	Pulsed Drain Current ¹⁾	-20		
P_D	Maximum Power Dissipation	$T_A = 25^\circ C$	2.5	W
		$T_A = 75^\circ C$	1.2	
T_J, T_{stg}	Operating Junction and Storage Temperature Range	-55 to 150	$^\circ C$	
$R_{\theta JC}$	Junction-to-Case Thermal Resistance	24	$^\circ C/W$	
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance (PCB mounted) ²⁾	62.5		

Note: 1. Repetitive Rating; Pulse width limited by the maximum junction temperature

2. 1-in² 2oz Cu PCB board

3. Guaranteed by design; not subject to production testing

LP9435LT1G

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
Static						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = -250\mu A$	-30			V
$R_{DS(on)}$	Drain-Source On-State Resistance	$V_{GS} = -4.5V, I_D = -4.2A$		70.0	90.0	m Ω
$R_{DS(on)}$	Drain-Source On-State Resistance	$V_{GS} = -10V, I_D = -5.3A$		50.0	60.0	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250\mu A$	-1	-1.7	-3	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -24V, V_{GS} = 0V$			1	μA
I_{GSS}	Gate Body Leakage	$V_{GS} = \pm 20V, V_{DS} = 0V$			± 100	nA
g_{fs}	Forward Transconductance	$V_{DS} = -10V, I_D = -5.3A$		10		S
Dynamic³⁾						
Q_g	Total Gate Charge	$V_{DS} = -15V, I_D = -5.3A$ $V_{GS} = -10V$		28		nC
Q_{gs}	Gate-Source Charge			3		
Q_{gd}	Gate-Drain Charge			7		
$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = -15V, R_L = 15\Omega$ $I_D = -1A, V_{GEN} = -10V$ $R_G = 6\Omega$		9		ns
t_r	Turn-On Rise Time			15		
$t_{d(off)}$	Turn-Off Delay Time			75		
t_f	Turn-Off Fall Time			40		
C_{iss}	Input Capacitance	$V_{DS} = -15V, V_{GS} = 0V$ $f = 1.0\text{ MHz}$		745		pF
C_{oss}	Output Capacitance			440		
C_{rss}	Reverse Transfer Capacitance			120		
Source-Drain Diode						
I_S	Max. Diode Forward Current				-2.6	A
V_{SD}	Diode Forward Voltage	$I_S = -2.6A, V_{GS} = 0V$			-1.3	V

Note Pulse test: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$

LP9435LT1G

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Transfer Characteristics




Figure 2. On-Region Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance vs. Gate-to-Source Voltage

