




# CED730G/CEU730G

## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

- 400V, 5A,  $R_{DS(ON)} = 1\Omega$  @ $V_{GS} = 10V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Lead-free plating.
- TO-251 & TO-252 package.



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	400	V
Gate-Source Voltage	$V_{GS}$	$\pm 30$	V
Drain Current-Continuous	$I_D$	5	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	20	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$	$P_D$	68 0.54	W W/ $^\circ C$
Single Pulsed Avalanche Energy <sup>g</sup>	$E_{AS}$	12.5	mJ
Single Pulsed Avalanche Current <sup>g</sup>	$I_{AS}$	5	A
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ C$

### Thermal Characteristics


Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{JC}$	2.2	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	$R_{JA}$	50	$^\circ C/W$



# CED730G/CEU730G

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	400			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 400\text{V}, V_{\text{GS}} = 0\text{V}$		10		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 3\text{A}$		0.8	1	$\Omega$
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}} = 50\text{V}, I_D = 5\text{A}$		6		S
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		590		pF
Output Capacitance	$C_{\text{oss}}$			105		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			20		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 200\text{V}, I_D = 3.5\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 12\Omega$		15		ns
Turn-On Rise Time	$t_r$			7		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			30		ns
Turn-Off Fall Time	$t_f$			5		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 320\text{V}, I_D = 3.5\text{A}, V_{\text{GS}} = 10\text{V}$		14		nC
Gate-Source Charge	$Q_{\text{gs}}$			2.5		nC
Gate-Drain Charge	$Q_{\text{gd}}$			6		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				5	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 3\text{A}$			1.5	V
<b>Notes :</b>						
a.Repetitive Rating : Pulse width limited by maximum junction temperature .						
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$ , Duty Cycle $\leq 2\%$ .						
c.Guaranteed by design, not subject to production testing.						
d.Limited only by maximum temperature allowed .						
e.Pulse width limited by safe operating area .						
f. $L = 1\text{mH}, I_{\text{AS}} = 5\text{A}, V_{\text{DD}} = 50\text{V}, R_G = 25\Omega$ , Starting $T_J = 25^\circ\text{C}$ .						



# CED730G/CEU730G




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



# CED730G/CEU730G




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area



Figure 9. Switching Test Circuit



Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve