

CET


CEP03N8/CEB03N8 CEF03N8

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

Type	V _{DSS}	R _{DS(ON)}	I _D	@V _{GS}
CEP03N8	800V	4.8Ω	3A	10V
CEB03N8	800V	4.8Ω	3A	10V
CEF03N8	800V	4.8Ω	3A ^d	10V

- Super high dense cell design for extremely low R_{DS(ON)}.
- High power and current handing capability.
- Lead-free plating ; RoHS compliant.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V _{DS}	800		V
Gate-Source Voltage	V _{GS}	±30		V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	I _D	3	3 ^d	A
		2	2 ^d	A
Drain Current-Pulsed ^a	I _{DM} ^e	12	12 ^d	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P _D	125	47	W
		0.8	0.3	W/°C
Single Pulsed Avalanche Energy ^h	E _{AS}	32		mJ
Single Pulsed Avalanche Current ^h	I _{AS}	3		A
Operating and Store Temperature Range	T _J , T _{stg}	-55 to 175		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R _{θJC}	1.2	3.2	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	62.5	°C/W



CEP03N8/CEB03N8 CEF03N8

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	800			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 800\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 1.5\text{A}$		3.8	4.8	Ω
Gate input resistance	R_g	f=1MHz,open Drain		3.3		Ω
Dynamic Characteristics^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		690		pF
Output Capacitance	C_{oss}			70		pF
Reverse Transfer Capacitance	C_{rss}			15		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 450\text{V}, I_D = 2.2\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 25\Omega$		20	40	ns
Turn-On Rise Time	t_r			34	68	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			44	88	ns
Turn-Off Fall Time	t_f			28	56	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 720\text{V}, I_D = 2.2\text{A}, V_{\text{GS}} = 10\text{V}$		16	20	nC
Gate-Source Charge	Q_{gs}			3		nC
Gate-Drain Charge	Q_{gd}			7		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S				3	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 3\text{A}$			1.2	V
Reverse Recovery Time	T_{rr}	$I_D = 5\text{A}, dI/dt = 100\text{A/us}$			429	ns
Reverse Recovery Charge	Q_{rr}	$I_D = 5\text{A}, dI/dt = 100\text{A/us}$			1.3	nC

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature .
- b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- c.Guaranteed by design, not subject to production testing.
- d.Limited only by maximum temperature allowed .
- e.Pulse width limited by safe operating area .
- h.L = 7mH, IAS =3A, VDD = 50V, RG = 25Ω, Starting TJ = 25 C

CEP

CEP03N8/CEB03N8 CEF03N8




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current

CEP
T

CEP03N8/CEB03N8 CEF03N8




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve