



## Dual P-Channel 2.5V Specified PowerTrench MOSFET

## KDW2504P

## ■ Features

- -3.8 A, -20 V.  $R_{DS(ON)} = 0.043 \Omega$  @  $V_{GS} = -4.5$  V  
 $R_{DS(ON)} = 0.070 \Omega$  @  $V_{GS} = -2.5$  V
- Low gate charge
- High performance trench technology for extremely low  $R_{DS(ON)}$
- Extended  $V_{GSS}$  range ( $\pm 12$ V) for battery applications

■ Absolute Maximum Ratings  $T_a = 25^\circ\text{C}$ 

Parameter	Symbol	Rating	Unit
Drain to Source Voltage	$V_{DS}$	-20	V
Gate to Source Voltage	$V_{GS}$	$\pm 12$	V
Drain Current Continuous (Note 1a)	$I_D$	-3.8	A
Drain Current Pulsed		-30	A
Power Dissipation for Single Operation (Note 1a)	$P_D$	1	W
Power Dissipation for Single Operation (Note 1b)		0.6	
Operating and Storage Temperature	$T_J, T_{STG}$	-55 to 150	$^\circ\text{C}$
Thermal Resistance Junction to Ambient (Note 1a)	$R_{\theta JA}$	125	$^\circ\text{C}/\text{W}$
Thermal Resistance Junction to Ambient (Note 1b)	$R_{\theta JA}$	208	$^\circ\text{C}/\text{W}$

## KDW2504P

## ■ Electrical Characteristics Ta = 25°C

Parameter	Symbol	Testconditions	Min	Typ	Max	Unit
Drain-Source Breakdown Voltage	B <sub>V</sub> DSS	V <sub>GS</sub> = 0 V, I <sub>D</sub> = -250 μA	-20			V
Breakdown Voltage Temperature Coefficient	$\frac{\Delta B_{V_{DSS}}}{\Delta T_J}$	I <sub>D</sub> = -250 μA, Referenced to 25°C		-16		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = -16 V, V <sub>GS</sub> = 0 V			-1	μA
Gate-Body Leakage, Forward	I <sub>GSSF</sub>	V <sub>GS</sub> = -12 V, V <sub>DS</sub> = 0 V			-100	nA
Gate-Body Leakage, Reverse	I <sub>GSSR</sub>	V <sub>GS</sub> = 12 V, V <sub>DS</sub> = 0 V			100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	-0.6	-1	-1.5	V
Gate Threshold Voltage Temperature Coefficient	$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	I <sub>D</sub> = -250 μA, Referenced to 25°C		3		mV/°C
Static Drain-Source On-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -3.8 A		0.036	0.043	Ω
		V <sub>GS</sub> = -2.5 V, I <sub>D</sub> = -3.0 A		0.056	0.070	
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -3.8 A, T <sub>J</sub> = 125°C		0.049	0.069	
On-State Drain Current	I <sub>D(on)</sub>	V <sub>GS</sub> = -4.5 V, V <sub>DS</sub> = -5V	-15			A
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> = -5 V, I <sub>D</sub> = -3.5A		13.2		S
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = -10 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz		1015		pF
Output Capacitance	C <sub>oss</sub>			446		pF
Reverse Transfer Capacitance	C <sub>rss</sub>			118		pF
Turn-On Delay Time	t <sub>d(on)</sub>			11	20	ns
Turn-On Rise Time	t <sub>r</sub>	V <sub>DD</sub> = -5 V, I <sub>D</sub> = -1 A, V <sub>GS</sub> = -4.5 V, R <sub>GEN</sub> = 6 Ω		18	32	ns
Turn-Off Delay Time	t <sub>d(off)</sub>			34	55	ns
Turn-Off Fall Time	t <sub>f</sub>			34	55	ns
Total Gate Charge V <sub>gs</sub> =5V	Q <sub>g</sub>	V <sub>DS</sub> = -5 V, I <sub>D</sub> = -3.8 A, V <sub>GS</sub> = -4.5V (Note 2)		9.7	16	nC
Gate-Source Charge	Q <sub>gs</sub>			2.2		nC
Gate-Drain Charge	Q <sub>gd</sub>			2.4		nC
Maximum Continuous Drain-Source Diode Forward Current	I <sub>S</sub>				-0.83	A
Drain-Source Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -0.83 A (Note 2)		-0.7	-1.2	V

## Notes:

1 R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design while R<sub>θCA</sub> is determined by the user's board design.

a) R<sub>θJA</sub> is 125°C/W (steady state) when mounted on a 1 inch<sup>2</sup> copper pad on FR-4.

b) R<sub>θJA</sub> is 208 °C/W (steady state) when mounted on a minimum copper pad on FR-4.

2. Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2.0%