

## 7A, 100V, ESD Rated, Avalanche Rated, Logic Level N-Channel Enhancement-Mode Power MOSFETs (MegaFETs)

February 1994

### Features

- 7A, 100V
- $r_{DS(ON)} = 0.300\Omega$
- 2KV ESD Protected
- *Temperature Compensating* PSPICE Model
- Can be Driven Directly from CMOS, NMOS, TTL Circuits
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- +175°C Operating Temperature

### Description

The RFD7N10LE, RFD7N10LESM and RFP7N10LE N-Channel power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and emitter switches for bipolar transistors. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate bias in the 3V to 5V range, thereby facilitating true on-off power control directly from logic level (5V) integrated circuits.




The RFD7N10LE is supplied in the JEDEC TO-251AA plastic package, the RFD7N10LESM is supplied in the JEDEC TO-252AA plastic package and the RFP7N10LE is supplied in the JEDEC TO-220AB plastic package. Due to space limitations the RFD7N10LE and RFD7N10LESM are branded 7N10LE; the RFP7N10LE is branded FP7N10LE.

When ordering use the entire part number; e.g. RFD7N10LESM.


Formerly developmental type TA49046.

### Absolute Maximum Ratings

### Packaging



### Symbol



## Specifications RFD7N10LE, RFD7N10LESM, RFP7N10LE

### Electrical Specifications $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			MIN	TYP	MAX		
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D = 0.25\text{mA}$ , $V_{GS} = 0\text{V}$	100	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$ , $I_D = 0.25\text{mA}$	1	-	2	V	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 100\text{V}$ , $V_{GS} = 0\text{V}$	$T_C = +25^\circ\text{C}$	-	-	1	$\mu\text{A}$
			$T_C = +150^\circ\text{C}$	-	-	50	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS} = +10, -8\text{V}$	-	-	10	$\mu\mu\text{A}$	
On Resistance	$r_{DS(ON)}$	$I_D = 7\text{A}$ , $V_{GS} = 5\text{V}$	-	-	0.300	$\Omega$	
Turn-On Time	$t_{ON}$	$V_{DD} = 50\text{V}$ , $I_D = 7\text{A}$ $R_L = 7.1\Omega$ , $V_{GS} = 5\text{V}$ $R_{GS} = 2.5\Omega$	-	-	110	ns	
Turn-On Delay Time	$t_{D(ON)}$		-	10	-	ns	
Rise Time	$t_R$		-	65	-	ns	
Turn-Off Delay Time	$t_{D(OFF)}$		-	23	-	ns	
Fall Time	$t_F$		-	18	-	ns	
Turn-Off Time	$t_{OFF}$		-	-	60	ns	
Total Gate Charge	$Q_{G(TOT)}$		$V_{GS} = 0$ to $10\text{V}$	$V_{DD} = 80\text{V}$ $I_D = 7\text{A}$ , $R_L = 11.4\Omega$	-	125	150
Gate Charge at 5V	$Q_{G(5)}$	$V_{GS} = 0$ to $5\text{V}$	-		67	80	nC
Threshold Gate Charge	$Q_{G(TH)}$	$V_{GS} = 0$ to $1\text{V}$	-		3.7	4.5	nC
Plateau Voltage	$V_{(PLATEAU)}$	$I_D = 7\text{A}$ , $V_{DS} = 15\text{V}$	-	-	4.0	V	
Input Capacitance	$C_{ISS}$	$V_{DS} = 25\text{V}$ , $V_{GS} = 0\text{V}$ $f = 1\text{MHz}$	-	360	-	pF	
Output Capacitance	$C_{OSS}$		-	70	-	pF	
Reverse Transfer Capacitance	$C_{RSS}$		-	20	-	pF	
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	-	3.15	$^\circ\text{C/W}$	
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	TO-251 and TO-252 Package	-	-	100	$^\circ\text{C/W}$	
		TO-220 Package			80		

### Source-Drain Diode Specifications

PARAMETERS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Forward Voltage	$V_{SD}$	$I_{SD} = 7\text{A}$	-	-	1.5	V
Reverse Recovery Time	$t_{RR}$	$I_{SD} = 7\text{A}$ , $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	-	130	ns

Typical Performance Curves




FIGURE 1. SAFE OPERATING AREA CURVE




FIGURE 2. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT vs TEMPERATURE




FIGURE 4. PEAK CURRENT CAPABILITY




FIGURE 5. TYPICAL SATURATION CHARACTERISTICS




FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS

**Typical Performance Curves** (Continued)

NORMALIZED R

$T_J$ , JUNCTION TEMPERATURE (°C)

FIGURE 7. NORMALIZED  $R_{DS(ON)}$  vs JUNCTION TEMPERATURE

FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE vs TEMPERATURE

FIGURE 9. NORMALIZED DRAIN SOURCE BREAKDOWN VOLTAGE vs TEMPERATURE

FIGURE 10. NORMALIZED POWER DISSIPATION vs TEMPERATURE DERATING CURVE

FIGURE 11. TYPICAL CAPACITANCE vs DRAIN -TO-SOURCE VOLTAGE

FIGURE 12. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT. REFER TO HARRIS APPLICATION NOTES AN7254 AND AN7260

Typical Performance Curves (Continued)




FIGURE 13. UNCLAMPED INDUCTIVE SWITCHING

Test Circuits





FIGURE 14. UNCLAMPED ENERGY WAVEFORMS

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT

FIGURE 16. RESISTIVE SWITCHING WAVEFORMS


FIGURE 17. RESISTIVE SWITCHING TEST CIRCUIT

PSpice Model Listing



# RFD7N10LE, RFD7N10LESM, RFP7N10LE

## Packaging



### NOTES:

1. These dimensions are within allowable dimensions of Rev. J of JEDEC TO-220AB outline dated 3-24-87.
2. Lead dimension and finish uncontrolled in  $L_1$ .
3. Lead dimension (without solder).
4. Add typically 0.002 inches (0.05mm) for solder coating.
5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.


## TO-220AB

### 3 LEAD JEDEC TO-220AB PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.170	0.180	4.32	4.57	-
$A_1$	0.048	0.052	1.22	1.32	-
b	0.030	0.034	0.77	0.86	3, 4
$b_1$	0.045	0.055	1.15	1.39	2, 3
c	0.014	0.019	0.36	0.48	2, 3, 4
D	0.590	0.610	14.99	15.49	-
$D_1$	-	0.160	-	4.06	-
E	0.395	0.410	10.04	10.41	-
$E_1$	-	0.030	-	0.76	-
e	0.100 TYP		2.54 TYP		5
$e_1$	0.200 BSC		5.08 BSC		5
$H_1$	0.235	0.255	5.97	6.47	-
$J_1$	0.100	0.110	2.54	2.79	6
L	0.530	0.550	13.47	13.97	-
$L_1$	0.130	0.150	3.31	3.81	2
$\varnothing P$	0.149	0.153	3.79	3.88	-
Q	0.102	0.112	2.60	2.84	-

7. Controlling dimension: Inch.

8. Revision 1 dated 1-93.



### NOTES:

1. These dimensions are within allowable dimensions of Rev. C of JEDEC TO-251AA outline dated 9-88.
2. Solder finish uncontrolled.
3. Dimension (without solder).
4. Add typically 0.0006 inches (0.015mm) for solder coating.
5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.

## TO-251AA

### 3 LEAD JEDEC TO-251AA PLASTIC PACKAGE



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.086	0.094	2.19	2.38	-
$A_1$	0.018	0.022	0.46	0.55	3, 4
b	0.028	0.032	0.72	0.81	3, 4
$b_1$	0.033	0.040	0.84	1.01	3
$b_2$	0.205	0.215	5.21	5.46	3, 4
c	0.018	0.022	0.46	0.55	3, 4
D	0.270	0.290	6.86	7.36	-
E	0.250	0.265	6.35	6.73	-
e	0.090 TYP		2.28 TYP		5
$e_1$	0.180 BSC		4.57 BSC		5
$H_1$	0.035	0.045	0.89	1.14	-
$J_1$	0.040	0.045	1.02	1.14	6
L	0.355	0.375	9.02	9.52	-
$L_1$	0.075	0.090	1.91	2.28	2

6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.

7. Controlling dimension: Inch.

8. Revision 1 dated 1-93.

**Packaging (Continued)**



**BACK VIEW**

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

**Sales Office Headquarters**

For general information regarding Harris Semiconductor and its products, call **1-800-4-HARRIS**

**UNITED STATES**

Harris Semiconductor  
1301 Woody Burke Road  
Melbourne, Florida 32902  
TEL: (407) 724-3000

**EUROPE**

Harris Semiconductor  
Mercure Centre  
Rue de la Fusee, 100  
1130 Brussels, Belgium  
TEL: (32) 2-724-2111

**SOUTH ASIA**

Harris Semiconductor H.K. Ltd.  
13/F Fourseas Building  
208-212 Nathan Road  
Tsimshatsui, Kowloon  
Hong Kong  
TEL: (852) 723-6339

**NORTH ASIA**

Harris K.K.  
Shinjuku NS Bldg. Box 6153  
2-4-1 Nishi-Shinjuku  
Shinjuku-Ku, Tokyo 163 Japan  
TEL: (81) 3-3345-8911

