

## NDT410EL


### N-Channel Logic Level Enhancement Mode Field Effect Transistor

#### General Description

Power SOT N-Channel logic level enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as automotive, DC/DC converters, PWM motor controls, and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

#### Features

- 2.1A 100V.  $R_{DS(ON)} = 0.25\Omega$  @  $V_{GS} = 5V$ .
- High density cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability in a widely used surface mount package.



#### ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ C$ unless otherwise noted

Symbol	Parameter	NDT410EL	Units
$V_{DSS}$	Drain-Source Voltage	100	V
$V_{GSS}$	Gate-Source Voltage	20	V
$I_D$	Drain Current - Continuous - Pulsed	2.1	A
		10	
$P_D$	Maximum Power Dissipation  (Note 1a)  (Note 1b)  (Note 1c)	3	W
		1.3	
		1.1	
$T_J, T_{STG}$	Operating and Storage Temperature Range	-65 to 150	°C

#### Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	42	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	12	°C/W

\* Order option J23Z for cropped center drain lead.

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)						
Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>DRAIN-SOURCE AVALANCHE RATINGS</b> (Note 2)						
$W_{DSS}$	Single Pulse Drain-Source Avalanche Energy	$V_{DD} = 50 \text{ V}$ , $I_D = 10 \text{ A}$			15	mJ
$I_{AR}$	Maximum Drain-Source Avalanche Current				10	A
<b>OFF CHARACTERISTICS</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}$ , $I_D = 250 \mu\text{A}$	100			V
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 80 \text{ V}$ , $V_{GS} = 0 \text{ V}$			1	$\mu\text{A}$
		$T_J = 55^\circ\text{C}$			10	$\mu\text{A}$
$I_{GSSF}$	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}$ , $V_{DS} = 0 \text{ V}$			100	nA
$I_{GSSR}$	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}$ , $V_{DS} = 0 \text{ V}$			-100	nA
<b>ON CHARACTERISTICS</b> (Note 2)						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu\text{A}$	1	1.5	2	V
		$T_J = 125^\circ\text{C}$	0.65	1.1	1.5	
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS} = 5 \text{ V}$ , $I_D = 2.1 \text{ A}$		0.2	0.25	$\Omega$
		$T_J = 125^\circ\text{C}$		0.37	0.5	
$I_{D(on)}$	On-State Drain Current	$V_{GS} = 5 \text{ V}$ , $V_{DS} = 5 \text{ V}$	10			A
$g_{FS}$	Forward Transconductance	$V_{DS} = 10 \text{ V}$ , $I_D = 2.1 \text{ A}$		6		S
<b>DYNAMIC CHARACTERISTICS</b>						
$C_{iss}$	Input Capacitance	$V_{DS} = 25 \text{ V}$ , $V_{GS} = 0 \text{ V}$ , $f = 1.0 \text{ MHz}$		528		pF
$C_{oss}$	Output Capacitance			85		pF
$C_{rss}$	Reverse Transfer Capacitance			20		pF
<b>SWITCHING CHARACTERISTICS</b> (Note 2)						
$t_{D(on)}$	Turn - On Delay Time	$V_{DD} = 50 \text{ V}$ , $I_D = 2.1 \text{ A}$ , $V_{GEN} = 5 \text{ V}$ , $R_{GEN} = 25 \Omega$		9	20	ns
$t_r$	Turn - On Rise Time			72	120	ns
$t_{D(off)}$	Turn - Off Delay Time			49	80	ns
$t_f$	Turn - Off Fall Time			47	80	ns
$Q_g$	Total Gate Charge	$V_{DS} = 80 \text{ V}$ , $I_D = 2.1 \text{ A}$ , $V_{GS} = 5 \text{ V}$		10	16	nC
$Q_{gs}$	Gate-Source Charge			1.5		nC
$Q_{gd}$	Gate-Drain Charge			5.6		nC


<b>ELECTRICAL CHARACTERISTICS</b> ( $T_A = 25^\circ\text{C}$ unless otherwise noted)						
Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS</b>						
$I_S$	Maximum Continuous Drain-Source Diode Forward Current				2.3	A
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}$ , $I_S = 2.3 \text{ A}$ (Note 2)			1.3	V
$t_{rr}$	Reverse Recovery Time	$V_{GS} = 0 \text{ V}$ , $I_S = 2.3 \text{ A}$ , $dI_F/dt = 100 \text{ A}/\mu\text{s}$			150	ns

Notes:


- $R_{qJA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{qJC}$  is guaranteed by design while  $R_{qCA}$  is determined by the user's board design.
- $P_D(t) = \frac{T_J - T_A}{R_{qJA}(t)} = \frac{T_J - T_A}{R_{qJC} + R_{qCA}(t)} = I_D^2(t) \times R_{DS(ON)} @ T_J$

Typical  $R_{qJA}$  using the board layouts shown below on 4.5" x 5" FR-4 PCB in a still air environment:


- a. 42°C/W when mounted on a 1 in<sup>2</sup> pad of 2oz copper.
- b. 95°C/W when mounted on a 0.04 in<sup>2</sup> pad of 2oz copper.
- c. 110°C/W when mounted on a 0.006 in<sup>2</sup> pad of 2oz copper.



**1a**



**1b**




**1c**


Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .


## Typical Electrical Characteristics




**Figure 1. On-Region Characteristics.**




**Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.**




**Figure 3. On-Resistance Variation with Temperature.**



**Figure 4. On-Resistance Variation with Drain Current and Temperature.**




**Figure 5. Transfer Characteristics.**




**Figure 6. Gate Threshold Variation with Temperature.**


## Typical Electrical Characteristics (continued)




**Figure 7. Breakdown Voltage Variation with Temperature.**




**Figure 8. Body Diode Forward Voltage Variation with Current and Temperature.**




**Figure 9. Capacitance Characteristics.**



**Figure 10. Gate Charge Characteristics.**




**Figure 11. Switching Test Circuit.**




**Figure 12. Switching Waveforms.**


## Typical Electrical and Thermal Characteristics




**Figure 13. Transconductance Variation with Drain Current and Temperature.**




**Figure 14. SOT-223 Maximum Steady-State Power Dissipation versus Copper Mounting Pad Area.**



**Figure 15. Maximum Steady-State Drain Current versus Copper Mounting Pad Area.**



**Figure 16. Maximum Safe Operating Area.**



**Figure 17. Transient Thermal Response Curve.**

Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.