N

August 1996 ADVANCE INFORMATION

4

3

2

1


## NDH8504P Dual P-Channel Enhancement Mode Field Effect Transistor

## **General Description**

These P-Channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

## Features

- -2.5A, -30V.  $R_{DS(ON)} = 0.08\Omega @ V_{GS} = -10V$  $R_{DS(ON)} = 0.12\Omega @ V_{GS} = -4.5V$
- High density cell design for extremely low R<sub>DS(ON)</sub>.
- Enhanced SuperSOT<sup>™</sup>-8 small outline surface mount package with high power and current handling capability.





Symbol	Parameter		NDH8504P	Units
V <sub>DSS</sub>	Drain-Source Voltage		-30	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	V
D	Drain Current - Continuous	(Note 1)	-2.5	А
	- Pulsed		-7.5	
D	Maximum Power Dissipation	(Note 1)	0.8	W
T_,,T <sub>stg</sub>	Operating and Storage Temperature Range		-55 to 150	°C
THERMA	AL CHARACTERISTICS			
R <sub>øja</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1)	156	°C/W
R <sub>eJC</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

Electrical Characteristics (T <sub>A</sub> = 25°C unless otherwise noted)										
Symbol	Parameter	Conditions	Min	Тур	Max	Units				
OFF CHARACTERISTICS										
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 V, I_{D} = -250 \mu A$	-30			V				
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -24 V, V_{GS} = 0 V$			-1	μA				
		T <sub>J</sub> = 55°C			-10	μA				
I <sub>GSSF</sub>	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			100	nA				
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			-100	nA				
ON CHAP	RACTERISTICS (Note 2)									
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS'} I_{D} = -250 \mu A$	-1		-3	V				
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = -10 \text{ V}, I_{D} = -2.5 \text{ A}$			0.08	Ω				
		$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -2 \text{ A}$			0.12					
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = -10 V, V_{DS} = -5 V$	-7.5			А				
		$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	-3							
DRAIN-S	OURCE DIODE CHARACTERISTICS	AND MAXIMUM RATINGS								
l <sub>s</sub>	Maximum Continuous Drain-Source	Diode Forward Current			-0.67	А				
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 V$ , $I_{S} = -0.67 A$ (Note 2)			-1.2	V				
Notes:										

1.  $R_{a_{B}A}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{a_{D}C}$  is guaranteed by design while  $R_{a_{C}A}$  is determined by the user's board design.  $P_D(t) = \frac{T_J - T_A}{R_{a_{D}A}(t)} = \frac{T_J - T_A}{R_{a_{D}C} + R_{a_{C}A}(t)} = I_D^2(t) \times R_{DS(ON) \otimes T_J}$ Typical  $R_{a_{D}A}$  using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

156°C/W when mounted on a 0.005 in<sup>2</sup> pad of 2oz copper.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width  $\leq$  300µs, Duty Cycle  $\leq$  2.0%.