


# IRFPG50PbF

HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- Isolated Central Mounting Hole
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements
- Lead-Free




$V_{DSS} = 1000V$
$R_{DS(on)} = 2.0\Omega$
$I_D = 6.1A$

### Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-247 package is preferred for commercial–industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because of its isolated mounting hole. It also provides greater creepage distance between pins to meet the requirements of most safety specifications.



### Absolute Maximum Ratings


	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10 V$	6.1	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10 V$	3.9	
$I_{DM}$	Pulsed Drain Current ①	24	
$P_D @ T_C = 25^\circ C$	Power Dissipation	190	W
	Linear Derating Factor	1.5	W/°C
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulse Avalanche Energy ②	800	mJ
$I_{AR}$	Avalanche Current ①	6.0	A
$E_{AR}$	Repetitive Avalanche Energy ①	19	mJ
dv/dt	Peak Diode Recovery dv/dt ③	1.0	V/ns
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to +150	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1 N•m)	

### Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	—	0.65	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	—	0.24	—	
$R_{\theta JA}$	Junction-to-Ambient	—	—	40	

**Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	1000	—	—	V	V <sub>GS</sub> =0V, I <sub>D</sub> = 250μA
ΔV <sub>(BR)DSS/ΔT<sub>J</sub></sub>	Breakdown Voltage Temp. Coefficient	—	1.2	—	V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	—	—	2.0	Ω	V <sub>GS</sub> =10V, I <sub>D</sub> =3.6A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.0	—	4.0	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> = 250μA
g <sub>fs</sub>	Forward Transconductance	5.4	—	—	S	V <sub>DS</sub> =100V, I <sub>D</sub> =3.6A ④
I <sub>DSS</sub>	Drain-to-Source Leakage Current	—	—	100	μA	V <sub>DS</sub> =1000V, V <sub>GS</sub> =0V
		—	—	500		V <sub>DS</sub> =800V, V <sub>GS</sub> =0V, T <sub>J</sub> =125°C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	—	—	100	nA	V <sub>GS</sub> =20V
	Gate-to-Source Reverse Leakage	—	—	-100		V <sub>GS</sub> =-20V
Q <sub>g</sub>	Total Gate Charge	—	—	190	nC	I <sub>D</sub> =6.1A
Q <sub>gs</sub>	Gate-to-Source Charge	—	—	23		V <sub>DS</sub> =400V
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge	—	—	110		V <sub>GS</sub> =10V See Fig. 6 and 13 ④
t <sub>d(on)</sub>	Turn-On Delay Time	—	19	—	ns	V <sub>DD</sub> =500V
t <sub>r</sub>	Rise Time	—	35	—		I <sub>D</sub> =6.1A
t <sub>d(off)</sub>	Turn-Off Delay Time	—	130	—		R <sub>G</sub> =6.2Ω
t <sub>f</sub>	Fall Time	—	36	—		R <sub>D</sub> =81Ω See Figure 10 ④
L <sub>D</sub>	Internal Drain Inductance	—	5.0	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact
L <sub>S</sub>	Internal Source Inductance	—	13	—		
C <sub>iss</sub>	Input Capacitance	—	2800	—	pF	V <sub>GS</sub> =0V
C <sub>oss</sub>	Output Capacitance	—	250	—		V <sub>DS</sub> =25V
C <sub>rss</sub>	Reverse Transfer Capacitance	—	84	—		f=1.0MHz See Figure 5



**Source-Drain Ratings and Characteristics**

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	6.1	A	MOSFET symbol showing the integral reverse p-n junction diode.
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	—	—	24		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.8	V	T <sub>J</sub> =25°C, I <sub>S</sub> =6.1A, V <sub>GS</sub> =0V ④
t <sub>rr</sub>	Reverse Recovery Time	—	630	950	ns	T <sub>J</sub> =25°C, I <sub>F</sub> =6.1A
Q <sub>rr</sub>	Reverse Recovery Charge	—	3.5	5.3	μC	di/dt=100A/μs ④
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )				

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ② V<sub>DD</sub>=50V, starting T<sub>J</sub>=25°C, L=40mH R<sub>G</sub>=25Ω, I<sub>AS</sub>=6.1A (See Figure 12)
- ③ I<sub>SD</sub>≤6.1A, di/dt≤120A/μs, V<sub>DD</sub>≤600, T<sub>J</sub>≤150°C
- ④ Pulse width ≤ 300 μs; duty cycle ≤2%.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit

**Peak Diode Recovery dv/dt Test Circuit**



\*  $V_{GS} = 5V$  for Logic Level Devices


**Fig 14.** For N-Channel HEXFETS

# IRFPG50PbF



## TO-247AC Package Outline


Dimensions are shown in millimeters (inches)



## TO-247AC Part Marking Information

**EXAMPLE:** THIS IS AN IRFPE30  
WITH ASSEMBLY  
LOT CODE 5657  
ASSEMBLED ON WW 35, 2000  
IN THE ASSEMBLY LINE "H"

**Note:** "P" in assembly line position indicates "Lead-Free"



Data and specifications subject to change without notice.



**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information.10/03

[www.irf.com](http://www.irf.com)