

HAT2265H

Silicon N Channel Power MOS FET Power Switching

Rev.0.00 Sept.2004


Features

- High speed switching
- Capable of 4.5 V gate drive
- Low drive current
- High density mounting
- Low on-resistance

$$R_{DS(on)} = 2.5~m\Omega$$
 typ. (at $V_{GS} = 10~V)$

• Lead Free

Outline



Absolute Maximum Ratings

 $(Ta = 25^{\circ}C)$

Item	Symbol	Ratings	Unit
Drain to source voltage	V_{DSS}	30	V
Gate to source voltage	V_{GSS}	±20	V
Drain current	I _D	55	A
Drain peak current	I _{D(pulse)} Note1	220	A
Body-drain diode reverse drain current	I _{DR}	55	A
Avalanche current	I _{AP} Note 2	30	A
Avalanche energy	E _{AR} Note 2	90	mJ
Channel dissipation	Pch Note3	30	W
Channel to Case Thermal Resistance	θch-C	4.17	°C/W
Channel temperature	Tch	150	°C
Storage temperature	Tstg	-55 to +150	°C

Notes: 1. PW \leq 10 μ s, duty cycle \leq 1%

2. Value at Tch = 25°C, Rg \geq 50 Ω

3. $Tc = 25^{\circ}C$

HAT2265H


Electrical Characteristics

 $(Ta = 25^{\circ}C)$

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Drain to source breakdown voltage	$V_{(BR)DSS}$	30	_	_	V	$I_D = 10 \text{ mA}, V_{GS} = 0$
Gate to source breakdown voltage	$V_{(BR)GSS}$	± 20	_	_	V	$I_G = \pm 100 \ \mu A, \ V_{DS} = 0$
Gate to source leak current	I _{GSS}	_	_	± 10	μΑ	$V_{GS} = \pm 16 \text{ V}, V_{DS} = 0$
Zero gate voltage drain current	I _{DSS}	_	_	1	μΑ	$V_{DS} = 30 \text{ V}, V_{GS} = 0$
Gate to source cutoff voltage	$V_{GS(off)}$	1.6	_	2.5	V	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 1 \text{ mA}$
Static drain to source on state	R _{DS(on)}	_	2.5	3.3	mΩ	$I_D = 27.5 \text{ A}, V_{GS} = 10 \text{ V}^{Note4}$
resistance	R _{DS(on)}	_	3.4	5.3	mΩ	$I_D = 27.5 \text{ A}, V_{GS} = 4.5 \text{ V}^{\text{Note4}}$
Forward transfer admittance	y _{fs}	60	100		S	$I_D = 27.5 \text{ A}, V_{DS} = 10 \text{ V}^{\text{Note4}}$
Input capacitance	Ciss		5180	_	pF	V _{DS} = 10 V
Output capacitance	Coss	_	1200	_	pF	$V_{GS} = 0$
Reverse transfer capacitance	Crss	_	380	_	pF	f = 1 MHz
Gate Resistance	Rg	_	0.5	_	Ω	
Total gate charge	Qg	_	33	_	nc	V _{DD} = 10 V
Gate to source charge	Qgs	_	15		nc	V _{GS} = 4.5 V
Gate to drain charge	Qgd	_	7.1		nc	$I_D = 55 \text{ A}$
Turn-on delay time	t _{d(on)}	_	13	_	ns	V _{GS} = 10 V, I _D = 27.5 A
Rise time	t _r	_	65	_	ns	V _{DD} ≅ 10 V
Turn-off delay time	t _{d(off)}	_	60		ns	$R_L = 0.36 \Omega$
Fall time	t _f	_	9.5		ns	$Rg = 4.7 \Omega$
Body-drain diode forward voltage	V_{DF}	_	0.81	1.06	V	$IF = 55 A, V_{GS} = 0^{Note4}$
Body–drain diode reverse recovery time	t _{rr}	_	40	_	ns	IF = 55 A, V _{GS} = 0 diF/ dt = 100 A/ μs

Notes: 4. Pulse test

Package Dimensions



Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renessa Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use or nonflammable material or (iii) prevention against any malfunction or mishap.

 Notes regarding these materials

 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any licenses under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.

 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, allorithms, or circuit applies contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

 Please also pay attention to information published by Renesas Technology Corporation product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liabi



http://www.renesas.com

Copyright © 2003. Renesas Technology Corporation, All rights reserved. Printed in Japan. Colophon 0.0