



# CPM2-1200-0080B

## Silicon Carbide Power MOSFET Z-FET™ MOSFET

N-Channel Enhancement Mode

### Features

- High Speed Switching with Low Capacitances
- High Blocking Voltage with Low  $R_{DS(on)}$
- Easy to Parallel and Simple to Drive
- Avalanche Ruggedness
- Resistant to Latch-Up
- Halogen Free, RoHS Compliant

### Benefits



- Higher System Efficiency
- Reduced Cooling Requirements
- Increased System Switching Frequency

### Applications

- Solar Inverters
- High Voltage DC/DC Converters
- Motor Drives
- Switch Mode Power Supplies
- UPS

|                    |        |
|--------------------|--------|
| $V_{DS}$           | 1200 V |
| $I_D @ 25^\circ C$ | 31.6 A |
| $R_{DS(on)}$       | 80 mΩ  |

### Package



| Part Number     | Package |
|-----------------|---------|
| CPM2-1200-0080B | Die     |

### Maximum Ratings ( $T_C = 25^\circ C$ unless otherwise specified)

| Symbol          | Parameter                                  | Value       | Unit       | Test Conditions   | Note   |
|-----------------|--|-------------|------------|---|--------|
| $I_{DS(DC)}$    | Continuous Drain Current                   | 31.6        | A          | $V_{GS}@20 V, T_C = 25^\circ C$                               | Note 1 |
|                 |  | 20          |            | $V_{GS}@20 V, T_C = 100^\circ C$                              |        |
| $I_{DS(pulse)}$ | Pulsed Drain Current                       | 60          | A          | Pulse width $t_p$ limited by $T_{jmax}$<br>$T_C = 25^\circ C$ |        |
| $V_{GS}$        | Gate Source Voltage                        | -10/+25     | V          |   |        |
| $T_J, T_{stg}$  | Operating Junction and Storage Temperature | -55 to +150 | $^\circ C$ |   |        |
| $T_L$           | Solder Temperature                         | 260         | $^\circ C$ |   |        |

Note 1: Assumes a  $R_{\theta JC} < 0.60 K/W$



## Electrical Characteristics (T<sub>c</sub> = 25°C unless otherwise specified)

| Symbol               | Parameter                        | Min. | Typ. | Max. | Unit | Test Conditions   | Note    |
|----------------------|----------------------------------|------|------|------|------|---|---------|
| V <sub>(BR)DSS</sub> | Drain-Source Breakdown Voltage   | 1200 |      |      | V    | V <sub>GS</sub> = 0 V, I <sub>D</sub> = 100 μA                            |         |
| V <sub>GS(th)</sub>  | Gate Threshold Voltage           | 1.7  | 2.2  |      | V    | V <sub>DS</sub> = 10V, I <sub>D</sub> = 1 mA                              | Fig. 7  |
|                      |                                  |      | 3.2  |      |      | V <sub>DS</sub> = 10V, I <sub>D</sub> = 10 mA                             |         |
|                      |                                  | 1.2  | 1.7  |      |      | V <sub>DS</sub> = 10V, I <sub>D</sub> = 1 mA                              |         |
| I <sub>DSS</sub>     | Zero Gate Voltage Drain Current  |      | 1    | 100  | μA   | V <sub>DS</sub> = 1200 V, V <sub>GS</sub> = 0 V                           |         |
|                      |                                  |      | 10   | 250  |      | V <sub>DS</sub> = 1200 V, V <sub>GS</sub> = 0 V<br>T <sub>J</sub> = 150°C |         |
| I <sub>GSS</sub>     | Gate-Source Leakage Current      |      |      | 0.25 | μA   | V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V                             |         |
| R <sub>DS(on)</sub>  | Drain-Source On-State Resistance |      | 80   | 98   | mΩ   | V <sub>GS</sub> = 20 V, I <sub>D</sub> = 20 A                             | Fig. 7  |
|                      |                                  |      | 150  | 208  |      | V <sub>GS</sub> = 20 V, I <sub>D</sub> = 20A, T <sub>J</sub> = 150°C      |         |
| g <sub>fs</sub>      | Transconductance                 |      | 9.8  |      | S    | V <sub>DS</sub> = 20 V, I <sub>DS</sub> = 20 A                            | Fig. 6  |
|                      |                                  |      | 8.5  |      |      | V <sub>DS</sub> = 20 V, I <sub>DS</sub> = 20 A, T <sub>J</sub> = 150°C    |         |
| C <sub>iss</sub>     | Input Capacitance                |      | 950  |      | pF   | V <sub>GS</sub> = 0 V<br>V <sub>DS</sub> = 1000 V<br>f = 1 MHz            | Fig. 15 |
| C <sub>oss</sub>     | Output Capacitance               |      | 80   |      |      |   |         |
| C <sub>rss</sub>     | Reverse Transfer Capacitance     |      | 6.5  |      |      |   |         |
| E <sub>oss</sub>     | C <sub>oss</sub> Stored Energy   |      | 40   |      |      |   | μJ      |
| R <sub>G</sub>       | Internal Gate Resistance         |      | 4.6  |      | Ω    | f = 1 MHz, V <sub>AC</sub> = 25 mV  |         |

## Built-in SiC Body Diode Characteristics

| Symbol           | Parameter                     | Typ. | Max. | Unit | Test Conditions  | Note   |
|------------------|-------------------------------|------|------|------|--|--------|
| V <sub>SD</sub>  | Diode Forward Voltage         | 3.3  |      | V    | V <sub>GS</sub> = -5 V, I <sub>F</sub> = 10 A, T <sub>J</sub> = 25 °C  | Fig. 9 |
|                  |                               | 3.1  |      |      | V <sub>GS</sub> = -2 V, I <sub>F</sub> = 10 A, T <sub>J</sub> = 25 °C  |        |
| t <sub>rr</sub>  | Reverse Recovery Time         | 40   |      | ns   | V <sub>GS</sub> = -5 V, I <sub>F</sub> = 20 A, T <sub>J</sub> = 25 °C<br>V <sub>R</sub> = 800 V,<br>di <sub>F</sub> /dt = 350 A/μs |        |
| Q <sub>rr</sub>  | Reverse Recovery Charge       | 165  |      | nC   |  |        |
| I <sub>rrm</sub> | Peak Reverse Recovery Current | 6.4  |      | A    |  |        |

## Gate Charge Characteristics

| Symbol          | Parameter             | Typ. | Max. | Unit | Test Conditions   | Note    |
|-----------------|-----------------------|------|------|------|---|---------|
| Q <sub>gs</sub> | Gate to Source Charge | 10.8 |      | nC   | V <sub>DS</sub> = 800 V, V <sub>GS</sub> = 0/20 V<br>I <sub>D</sub> = 20 A<br>Per JEDEC24 pg 27 | Fig. 16 |
| Q <sub>gd</sub> | Gate to Drain Charge  | 18.0 |      |      |   |         |
| Q <sub>g</sub>  | Gate Charge Total     | 49.2 |      |      |   |         |

**\* NOTE 1: For inductive and resistive switching data and waveforms please refer to data-sheet for packaged device. Part number C2M0080120D.**

## Typical Performance




Figure 1. Typical Output Characteristics  $T_j = 25\text{ }^\circ\text{C}$




Figure 2. Typical Output Characteristics  $T_j = 150\text{ }^\circ\text{C}$




Figure 3. Normalized On-Resistance vs. Temperature




Figure 4. On-Resistance vs. Drain Current




Figure 5. On-Resistance vs. Gate Voltage




Figure 6. Typical Transfer Characteristics

# Typical Performance




Figure 7. Typical and Minimum Threshold Voltage vs. Temperature




Figure 8. Typical Body Diode Characteristics  $T_j = -55\text{ }^\circ\text{C}$




Figure 9. Typical Body Diode Characteristics  $T_j = 25\text{ }^\circ\text{C}$




Figure 10. Typical Body Diode Characteristics  $T_j = 150\text{ }^\circ\text{C}$




Figure 11. Typical 3rd Quadrant Characteristics  $T_j = -55\text{ }^\circ\text{C}$




Figure 12. Typical 3rd Quadrant Characteristics  $T_j = 25\text{ }^\circ\text{C}$

## Typical Performance




Figure 13. Typical 3rd Quadrant Characteristics  
Characteristic  $T_J = 150\text{ }^\circ\text{C}$




Figure 14. Typical transfer Characteristics





Figure 15A and 15B. Typical Capacitances vs. Drain Voltage at  $V_{GS} = 0\text{ V}$  and  $f = 1\text{ MHz}$





Figure 16. Typical Gate Characteristic  $25\text{ }^\circ\text{C}$

## Mechanical Parameters

| Parameter                                      | Typical Value | Unit |
|--|---------------|------|
| Die Dimensions (L x W)                         | 3.10 × 3.36   | mm   |
| Exposed Source Pad Metal Dimensions (LxW) Each | 1.04 × 1.43   | mm   |
| Gate Pad Dimensions (L x W)                    | 0.80 × 0.50   | mm   |
| Die Thickness                                  | 180 ± 40      | µm   |
| Top Side Source metallization (Al)             | 4             | µm   |
| Top Side Gate metallization (Al)               | 4             | µm   |
| Bottom Drain metallization (Ni/Ag)             | 0.8 / 0.6     | µm   |

## Chip Dimensions



This product has not been designed or tested for use in, and is not intended for use in, applications implanted into the human body nor in applications in which failure of the product could lead to death, personal injury or property damage, including but not limited to equipment used in the operation of nuclear facilities, life-support machines, cardiac defibrillators or similar emergency medical equipment, aircraft navigation or communication or control systems, air traffic control systems, or weapons systems.

Copyright © 2013 Cree, Inc. All rights reserved. The information in this document is subject to change without notice. Cree and the Cree logo are registered trademarks and Z-REC and Z-FET are trademarks of Cree, Inc.

Cree, Inc.  
 4600 Silicon Drive  
 Durham, NC 27703  
 USA Tel: +1.919.313.5300  
 Fax: +1.919.313.5451  
[www.cree.com/power](http://www.cree.com/power)