BLF878

UHF power LDMOS transistor

Rev. 02 — 15 June 2009 **Product data sheet**

1. Product profile

1.1 General description

A 300 W LDMOS RF power transistor for broadcast transmitter applications and industrial applications. The transistor can deliver 300 W broadband over the full UHF band from 470 MHz to 860 MHz. The excellent ruggedness and broadband performance of this device makes it ideal for digital transmitter applications.

Table 1. Typical performance
RF performance at V_{DS} = 42 V in a common-source 860 MHz narrowband test circuit.

Mode of operation	f	P_L	$P_{L(PEP)}$	$P_{L(AV)}$	G_p	η_D	IMD3
	(MHz)	(W)	(W)	(W)	(dB)	(%)	(dBc)
CW, class AB	860	300	-	-	21	60	-
2-Tone, class AB	f_1 = 860; f_2 = 860.1	-	300	-	21	46	−35
PAL BG	860 (ch69)	300 (peak sync.) [1]	-	-	21	45	-
DVB-T (8k OFDM)	858	-	-	75	21	32	−32 [2]

[1] Black video signal, sync expansion: input sync = 33 %; output sync ≥ 27 %.

[2] Measured [dBc] with delta marker at 4.3 MHz from center frequency.

CAUTION

This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling.

1.2 Features

■ 2-Tone performance at 860 MHz, a drain-source voltage V_{DS} of 42 V and a quiescent drain current I_{Dq} = 1.4 A:
  ◆ Peak envelope power load power = 300 W
  ◆ Power gain = 21 dB
  ◆ Drain efficiency = 46 %
  ◆ Third order intermodulation distortion = −35 dBc
■ DVB performance at 858 MHz, a drain-source voltage V_{DS} of 42 V and a quiescent drain current I_{Dq} = 1.4 A:
  ◆ Average output power = 75 W
  ◆ Power gain = 21 dB
  ◆ Drain efficiency = 32 %
 ◆ Third order intermodulation distortion = −32 dBc (4.3 MHz from center frequency)

NXP founded by Philips

■ Integrated ESD protection
■ Advanced flange material for optimum thermal behavior and reliability
■ Excellent ruggedness
■ High power gain
■ High efficiency
■ Designed for broadband operation (470 MHz to 860 MHz)
■ Excellent reliability
■ Internal input and output matching for high gain and optimum broadband operation
■ Easy power control
■ Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)

1.3 Applications

■ Communication transmitter applications in the UHF band
■ Industrial applications in the UHF band

2. Pinning information

Table 2.   Pinning

Pin	Description		Simplified outline	Graphic symbol
1	drain1			
2	drain2			
3	gate1			
4	gate2			
5	source	[1]		

[1]   Connected to flange.

3. Ordering information

Table 3.   Ordering information

Type number	Package			
	Name	Description		Version
BLF878	-	flanged LDMOST ceramic package; 2 mounting holes; 4 leads		SOT979A

BLF878_2

Product data sheet **Rev. 02 — 15 June 2009** **2 of 18**

4. Limiting values

Table 4.   Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage		-	89	V
V_{GS}	gate-source voltage		-0.5	$+11$	V
T_{stg}	storage temperature		-65	$+150$	°C
T_j	junction temperature		-	200	°C

5. Thermal characteristics

Table 5.   Thermal characteristics

Symbol	Parameter	Conditions		Typ	Unit
$R_{th(j-c)}$	thermal resistance from junction to case	$T_{case} = 80$ °C; $P_{L(AV)} = 150$ W	[1]	0.23	K/W
$R_{th(c-h)}$	thermal resistance from case to heatsink		[2]	0.15	K/W

[1] $R_{th(j-c)}$ is measured under RF conditions.

[2] $R_{th(c-h)}$ is dependent on the applied thermal compound and clamping/mounting of the device.

6. Characteristics

Table 6.   Characteristics
$T_j = 25$ °C unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0$ V; $I_D = 2.25$ mA	[1]	89	-	105.5	V
$V_{GS(th)}$	gate-source threshold voltage	$V_{DS} = 10$ V; $I_D = 225$ mA	[1]	1.4	1.9	2.4	V
I_{DSS}	drain leakage current	$V_{GS} = 0$ V; $V_{DS} = 42$ V		-	-	1.4	µA
I_{DSX}	drain cut-off current	$V_{GS} = V_{GSth} + 3.75$ V; $V_{DS} = 10$ V		35	39	-	A
I_{GSS}	gate leakage current	$V_{GS} = 11$ V; $V_{DS} = 0$ V		-	-	140	nA
g_{fs}	forward transconductance	$V_{DS} = 10$ V; $I_D = 11.2$ A	[1]	-	15.5	-	S
$R_{DS(on)}$	drain-source on-state resistance	$V_{GS} = V_{GSth} + 3.75$ V; $I_D = 7.6$ A	[1]	-	110	-	mΩ
C_{iss}	input capacitance	$V_{GS} = 0$ V; $V_{DS} = 40$ V; $f = 1$ MHz	[2]	-	190	-	pF
C_{oss}	output capacitance	$V_{GS} = 0$ V; $V_{DS} = 40$ V; $f = 1$ MHz	[2]	-	60	-	pF
C_{rss}	reverse transfer capacitance	$V_{GS} = 0$ V; $V_{DS} = 40$ V; $f = 1$ MHz	[2]	-	2	-	pF

[1] I_D is the drain current.

[2]   Capacitance values without internal matching.

BLF878_2

Product data sheet **Rev. 02 — 15 June 2009** 3 of 18

$V_{GS} = 0$ V; f = 1 MHz.

Fig 1. **Output capacitance as a function of drain-source voltage; typical values per section; capacitance value without internal matching**

7. Application information

Table 7. **RF performance in a common-source narrowband 860 MHz test circuit**
$T_{case} = 25\,°C$ unless otherwise specified.

| Mode of operation	f	V_{DS}	I_{Dq}	$P_{L(PEP)}$	$P_{L(AV)}$	G_p	η_D	IMD3
	(MHz)	(V)	(A)	(W)	(W)	(dB)	(%)	(dBc)
2-Tone, class AB	$f_1 = 860$; $f_2 = 860.1$	40	1.4[1]	300	-	> 18	> 42	< −31
DVB-T (8k OFDM)	858	40	1.4[1]	-	75	> 18	> 29	< −29 [2]

[1] $I_{Dq} = 1.4$ A for total device.

[2] Measured [dBc] with delta marker at 4.3 MHz from center frequency.

BLF878_2

Product data sheet **Rev. 02 — 15 June 2009** **4 of 18**

7.1 Narrowband RF figures

7.1.1 CW

I_{Dq} = 1.4 A; measured in a common source narrowband 860 MHz test circuit.

(1) V_{DS} = 40 V

(2) V_{DS} = 42 V

Fig 2. **CW power gain and drain efficiency as a function of load power; typical values**

BLF878_2

Product data sheet **Rev. 02 — 15 June 2009** **5 of 18**

7.1.2 2-Tone

I_{Dq} = 1.4 A; measured in a common source narrowband 860 MHz test circuit.

(1) V_{DS} = 40 V

(2) V_{DS} = 42 V

Fig 3. **2-Tone power gain and drain efficiency as functions of average load power; typical values**

I_{Dq} = 1.4 A; measured in a common source narrowband 860 MHz test circuit.

(1) V_{DS} = 40 V

(2) V_{DS} = 42 V

Fig 4. **2-Tone third order intermodulation distortion as a function of average load power; typical values**

7.1.3 DVB-T

I_{Dq} = 1.4 A; measured in a common source narrowband 860 MHz test circuit.

(1) V_{DS} = 40 V

(2) V_{DS} = 42 V

Fig 5. DVB-T power gain and drain efficiency as functions of average load power; typical values


I_{Dq} = 1.4 A; measured in a common source narrowband 860 MHz test circuit.

(1) V_{DS} = 40 V

(2) V_{DS} = 42 V

**Fig 6. DVB-T third order intermodulation distortion as a function of average load power; typical values**

BLF878_2

Product data sheet **Rev. 02 — 15 June 2009** 7 of 18

7.2 Broadband RF figures

7.2.1 2-Tone

$P_{L(AV)}$ = 150 W; I_{Dq} = 1.4 A; measured in a common source broadband test circuit as described in Section 8.

(1) V_{DS} = 40 V

(2) V_{DS} = 42 V

Fig 7. **2-Tone power gain and drain efficiency as a function of frequency; typical values**

$P_{L(AV)}$ = 150 W; I_{Dq} = 1.4 A; measured in a common source broadband test circuit as described in Section 8.

(1) V_{DS} = 40 V

(2) V_{DS} = 42 V

Fig 8. **2-Tone third order intermodulation distortion as a function of frequency; typical values**

BLF878_2

Product data sheet **Rev. 02 — 15 June 2009** **8 of 18**

7.2.2 DVB-T

$P_{L(AV)}$ = 77 W; I_{Dq} = 1.4 A; measured in a common source broadband test circuit as described in Section 8.

(1) V_{DS} = 40 V

(2) V_{DS} = 42 V

**Fig 9.** **DVB-T power gain and drain efficiency as functions of frequency; typical values**

$P_{L(AV)}$ = 77 W; I_{Dq} = 1.4 A; measured in a common source broadband test circuit as described in Section 8.

(1) V_{DS} = 40 V

(2) V_{DS} = 42 V

Fig 10. **DVB-T third order intermodulation distortion as a function of frequency; typical values**

$P_{L(AV)}$ = 77 W; I_{Dq} = 1.4 A; measured in a common source broadband test circuit as described in Section 8.

PAR of input signal = 9.5 dB at 0.01 % probability on CCDF.

(1) V_{DS} = 40 V

(2) V_{DS} = 42 V

Fig 11. **DVB-T PAR at 0.1 % and at 0.01 % probability on the CCDF as function of frequency; typical values**

7.3 Ruggedness in class-AB operation

The BLF878 is capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions: V_{DS} = 42 V; f = 860 MHz at rated power.

7.4 Impedance information

Fig 12. Definition of transistor impedance

Table 8. Typical push-pull impedance
Simulated Z_i and Z_L device impedance; impedance info at V_{DS} = 42 V and $P_{L(PEP)}$ = 300 W.

f	Z_i	Z_L
MHz	Ω	Ω
300	0.933 – j1.376	6.431 – j4.296
325	0.959 – j0.986	6.889 – j3.911
350	0.988 – j0.628	7.237 – j3.476
375	1.020 – j0.295	7.475 – j3.017
400	1.057 + j0.017	7.610 – j2.559
425	1.097 + j0.314	7.652 – j2.120
450	1.143 + j0.598	7.614 – j1.713
475	1.194 + j0.871	7.512 – j1.348
500	1.251 + j1.137	7.359 – j1.031
525	1.315 + j1.397	7.168 – j0.762
550	1.388 + j1.652	6.949 – j0.542
575	1.470 + j1.903	6.712 – j0.368
600	1.563 + j2.152	6.465 – j0.237
625	1.668 + j2.398	6.214 – j0.145
650	1.788 + j2.642	5.962 – j0.089
675	1.925 + j2.885	5.714 – j0.064
700	2.082 + j3.125	5.472 – j0.066
725	2.262 + j3.362	5.238 – j0.093
750	2.470 + j3.594	5.012 – j0.141
775	2.711 + j3.816	4.796 – j0.207
800	2.989 + j4.025	4.590 – j0.289
825	3.310 + j4.213	4.394 – j0.385
850	3.680 + j4.369	4.208 – j0.493
875	4.103 + j4.478	4.031 – j0.611
900	4.580 + j4.519	3.864 – j0.737

BLF878_2

Product data sheet **Rev. 02 — 15 June 2009** **10 of 18**

Table 8. **Typical push-pull impedance** *…continued*
Simulated Z_i and Z_L device impedance; impedance info at V_{DS} = 42 V and $P_{L(PEP)}$ = 300 W.

f	Z_i	Z_L
MHz	Ω	Ω
925	5.103 + j4.467	3.706 − j0.871
950	5.656 + j4.291	3.556 − j1.011
975	6.205 + j3.963	3.415 − j1.157
1000	6.696 + j3.463	3.281 − j1.308

7.5 Reliability

TTF (0.1 % failure fraction).

The reliability at pulsed conditions can be calculated as follows: TTF (0.1 %) × 1 / δ.

(1) T_j = 100 °C

(2) T_j = 110 °C

(3) T_j = 120 °C

(4) T_j = 130 °C

(5) T_j = 140 °C

(6) T_j = 150 °C

(7) T_j = 160 °C

(8) T_j = 170 °C

(9) T_j = 180 °C

(10) T_j = 190 °C

(11) T_j = 200 °C

Fig 13. BLF878 electromigration ($I_{DS(DC)}$, total device)

8. Test information

Table 9. List of components
For test circuit, see Figure 14, Figure 15 and Figure 16.

| Component	Description	Value		Remarks
B1, B2	semi rigid coax	25 Ω; 43.5 mm		EZ90-25-TP
C1, C2	multilayer ceramic chip capacitor	8.2 pF	[1]	
C3, C9	multilayer ceramic chip capacitor	3.9 pF	[2]	
C4	multilayer ceramic chip capacitor	2.7 pF	[2]	
C5, C7, C8	multilayer ceramic chip capacitor	6.8 pF	[1]	
C6	multilayer ceramic chip capacitor	2.2 pF	[2]	
C10	multilayer ceramic chip capacitor	47 pF	[2]	
C11, C12	multilayer ceramic chip capacitor	100 pF	[1]	
C13, C14	multilayer ceramic chip capacitor	100 pF	[2]	
C15, C16	multilayer ceramic chip capacitor	10 μF		TDK C570X7R1H106KT000N or capacitor of same quality.
C17, C18	electrolytic capacitor	470 μF; 63 V		
C20	multilayer ceramic chip capacitor	15 pF	[3]	
C21	trimmer	0.6 pF to 4.5 pF		Tekelec
C22	multilayer ceramic chip capacitor	11 pF	[3]	
C23	multilayer ceramic chip capacitor	3.9 pF	[3]	
C24	multilayer ceramic chip capacitor	4.7 pF	[3]	
C25, C26, C27	multilayer ceramic chip capacitor	100 pF	[3]	
C28, C29	multilayer ceramic chip capacitor	560 pF	[2]	
C30, C31	electrolytic capacitor	10 μF		
L1	stripline	-	[4]	(W × L) 24 mm × 13 mm
L2	stripline	-	[4]	(W × L) 15 mm × 24.5 mm
L3	stripline	-	[4]	(W × L) 5 mm × 21 mm
L4	stripline	-	[4]	(W × L) 2.4 mm × 6 mm
L5, L23	stripline	-	[4]	(W × L) 2 mm × 43.5 mm
L6	stripline	-	[4]	(W × L) 2 mm × 4.5 mm
L7	stripline	-	[4]	(W × L) 5.5 mm × 24 mm
L20	stripline	-	[4]	(W × L) 15 mm × 5 mm
L21	stripline	-	[4]	(W × L) 3 mm × 39 mm
L22	stripline	-	[4]	(W × L) 2.4 mm × 5.7 mm
R1, R2	resistor	5.6 Ω		long wires
R3, R4	potentiometer	10 kΩ		
R5, R6	resistor	10 kΩ		
R7, R8	resistor	1 kΩ		

[1] American technical ceramics type 180R or capacitor of same quality.

[2] American technical ceramics type 100B or capacitor of same quality.

[3] American technical ceramics type 100A or capacitor of same quality.

[4] Printed-Circuit Board (PCB): Rogers 5880; ε_r = 2.2 F/m; height = 0.79 mm; Cu (top/bottom metallization); thickness copper plating = 35 μm.

See Table 9 for a list of components.

Fig 14. Class-AB common-source broadband amplifier; $V_{D1(test)}$, $V_{D2(test)}$, $V_{G1(test)}$ and $V_{G2(test)}$ are drain and gate test voltages

Fig 15. Printed-Circuit Board (PCB) for class-AB common source amplifier

See Table 9 for a list of components.

Fig 16. **Component layout for class-AB common source amplifier**

9. Package outline

Flanged LDMOST ceramic package; 2 mounting holes; 4 leads **SOT979A**

Dimensions

Unit[1]		A	b	c	D	D_1	E	E_1	e	F	H	H_1	L	p	Q	q	U_1	U_2	w_1	w_2
mm	max	5.77	11.81	0.15	31.55	31.37	10.29	10.29		1.969	17.50	25.53	3.86	3.30	3.02		41.28	10.29		
	nom								13.72							35.56			0.25	0.51
	min	4.80	11.56	0.10	30.94	31.12	10.03	10.03		1.689	17.25	25.27	3.35	3.05	2.77		41.02	10.03		
inches	max	0.227	0.465	0.006	1.242	1.235	0.405	0.405		0.078	0.689	1.005	0.152	0.130	0.119		1.625	0.405		
	nom								0.540							1.400			0.010	0.020
	min	0.189	0.455	0.004	1.218	1.225	0.395	0.395		0.067	0.679	0.995	0.132	0.120	0.109		1.615	0.395		

	w_3
	0.25
	0.010

Note
1. millimeter dimensions are derived from the original inch dimensions.

sot979a_po

Outline version	References				European projection	Issue date
	IEC	JEDEC	JEITA			
SOT979A						08-04-24 08-09-04

Fig 17. Package outline SOT979A

10. Abbreviations

Table 10. Abbreviations

Acronym	Description
CW	Continuous Wave
CCDF	Complementary Cumulative Distribution Function
DVB	Digital Video Broadcast
DVB-T	Digital Video Broadcast - Terrestrial
ESD	ElectroStatic Discharge
IMD3	Third order InterModulation Distortion
LDMOS	Laterally Diffused Metal-Oxide Semiconductor
LDMOST	Laterally Diffused Metal-Oxide Semiconductor Transistor
OFDM	Orthogonal Frequency Division Multiplexing
PAL	Phase Alternating Line
PAR	Peak-to-Average power Ratio
PEP	Peak Envelope Power
RF	Radio Frequency
TTF	Time To Failure
UHF	Ultra High Frequency
VSWR	Voltage Standing-Wave Ratio

11. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLF878_2	20090615	Product data sheet	-	BLF878_1
Modifications:	• Table 4 on page 3: changed maximum value of V_{GS}. • Table 6 on page 3: changed several values. • Table 7 on page 4: removed PAR specification.			
BLF878_1	20081215	Preliminary data sheet	-	-

12. Legal information

12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

12.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

13. Contact information

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**

14. Contents

founded by

PHILIPS