



## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

- 30V, 7.5A,  $R_{DS(ON)} = 28m\Omega$  @ $V_{GS} = 10V$ .  
 $R_{DS(ON)} = 40m\Omega$  @ $V_{GS} = 4.5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Lead free product is acquired.
- Surface mount Package.



Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	7.5	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	25	A
Maximum Power Dissipation	$P_D$	2.5	W
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ C$


### Thermal Characteristics







Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient <sup>b</sup>	$R_{\theta JA}$	50	$^\circ C/W$
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	25	$^\circ C/W$




# CEM3252


## Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = 250\mu\text{A}$	30			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}$			1	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics</b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_{\text{D}} = 250\mu\text{A}$	1.0		3.0	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_{\text{D}} = 7\text{A}$ $V_{\text{GS}} = 4.5\text{V}, I_{\text{D}} = 3.5\text{A}$		22	28	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>d</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 15\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		575		pF
Output Capacitance	$C_{\text{oss}}$			135		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			105		pF
<b>Switching Characteristics<sup>d</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 15\text{V}, I_{\text{D}} = 7\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 3\Omega$		10	20	ns
Turn-On Rise Time	$t_r$			5	10	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			25	50	ns
Turn-Off Fall Time	$t_f$			5	10	ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 15\text{V}, I_{\text{D}} = 7\text{A}, V_{\text{GS}} = 10\text{V}$		13.8	18	nC
Gate-Source Charge	$Q_{\text{gs}}$			1.4		nC
Gate-Drain Charge	$Q_{\text{gd}}$			3.2		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_s$				2.3	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_s = 2.3\text{A}$			1.2	V
<b>Notes :</b>						
a.Repetitive Rating : Pulse width limited by maximum junction temperature.						
b.Surface Mounted on FR4 Board, $t \leq 10 \text{ sec.}$						
c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$ , Duty Cycle $\leq 2\%$ .						
d.Guaranteed by design, not subject to production testing.						
e. $R_{\text{JA}}$ is the sum of junction-to-case-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\text{JC}}$ is guaranteed by design while $R_{\text{JA}}$ is determined by the user's board design						
 <p>1. <math>50\text{CW}</math> when mounted on a <math>1\text{in}^2</math> pad of 2 oz copper      2. <math>105\text{CW}</math> when mounted on a <math>0.4\text{in}^2</math> pad of 2 oz copper      3. <math>125\text{CW}</math> when mounted on a minimum pad</p>						
Scale 1 : 1 on letter size paper						
f.Pulse Test : Pulse Width $< 300\mu\text{s}$ , Duty cycle $< 2\%$						



**Figure 1. Output Characteristics**

**Figure 2. Transfer Characteristics**

**Figure 3. Capacitance**

**Figure 4. On-Resistance Variation with Temperature**

**Figure 5. Gate Threshold Variation with Temperature**

**Figure 6. Body Diode Forward Voltage Variation with Source Current**




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**



**Figure 9. Switching Test Circuit**



**Figure 10. Switching Waveforms**



**Figure 11. Normalized Thermal Transient Impedance Curve**