



## Dual Enhancement Mode Field Effect Transistor (N and P Channel)

### FEATURES

- 20V, 7.5A,  $R_{DS(ON)} = 22m\Omega$  @  $V_{GS} = 10V$ .  
 $R_{DS(ON)} = 24m\Omega$  @  $V_{GS} = 4.5V$ .  
 $R_{DS(ON)} = 33m\Omega$  @  $V_{GS} = 2.5V$ .
- -20V, -4.0A,  $R_{DS(ON)} = 80m\Omega$  @  $V_{GS} = -10V$ .  
 $R_{DS(ON)} = 100m\Omega$  @  $V_{GS} = -4.5V$ .  
 $R_{DS(ON)} = 150m\Omega$  @  $V_{GS} = -2.5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.
- Lead free product is acquired.
- Surface mount Package.



SO-8



5

### ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ C$ unless otherwise noted

Parameter	Symbol	N-Channel	P-Channel	Units
Drain-Source Voltage	$V_{DS}$	20	-20	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	$\pm 12$	V
Drain Current-Continuous	$I_D$	7.5	-4.0	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	25	-15	A
Maximum Power Dissipation	$P_D$	2.0		W
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150		$^\circ C$

### Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient <sup>b</sup>	$R_{\theta JA}$	62.5	$^\circ C/W$



# CEM2539

## N-Channel Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	20			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 20V, V_{GS} = 0V$			1	$\mu A$
Gate Body Leakage Current	$I_{GSS}$	$V_{GS} = \pm 12V, V_{DS} = 0V$			$\pm 10$	$\mu A$
Gate Body Leakage Current	$I_{GSS}$	$V_{GS} = \pm 12V, V_{DS} = 0V$			$\pm 10$	$\mu A$
<b>On Characteristics <sup>c</sup></b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 250\mu A$	0.5		1.2	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = 10V, I_D = 6A$		17	22	$m\Omega$
		$V_{GS} = 4.5V, I_D = 6A$		20	24	$m\Omega$
		$V_{GS} = 2.5V, I_D = 5A$		25	33	$m\Omega$
<b>Dynamic Characteristics <sup>d</sup></b>						
Forward Transconductance	$g_{FS}$	$V_{DS} = 15V, I_D = 6A$		15		S
<b>Switching Characteristics <sup>d</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 10V, I_D = 1A, \square$ $V_{GS} = 4.5V, R_{GEN} = 6\Omega$		0.35	0.7	$\mu s$
Turn-On Rise Time	$t_r$			0.87	1.8	$\mu s$
Turn-Off Delay Time	$t_{d(off)}$			3.60	7.5	$\mu s$
Turn-Off Fall Time	$t_f$			2.01	4.3	$\mu s$
Total Gate Charge	$Q_g$	$V_{DS} = 10V, I_D = 5A,$ $V_{GS} = 4.5V$		4.3	5.7	nC
Gate-Source Charge	$Q_{gs}$			1.1		nC
Gate-Drain Charge	$Q_{gd}$			2.5		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_S$				1.5	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{SD}$	$V_{GS} = 0V, I_S = 1.5A$			1.2	V
<b>Notes :</b> <input type="checkbox"/> a.Repetitive Rating : Pulse width limited by maximum junction temperature. <input type="checkbox"/> b.Surface Mounted on FR4 Board, $t \leq 10$ sec. <input type="checkbox"/> c.Pulse Test : Pulse Width $\leq 300\mu s$ , Duty Cycle $\leq 2\%$ . <input type="checkbox"/> d.Guaranteed by design, not subject to production testing. <input type="checkbox"/> <input type="checkbox"/>						



# CEM2539

## P-Channel Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-20 □			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -20V, V_{GS} = 0V$			-1	$\mu A$
Gate Body Leakage Current, Forward	$I_{GSSF}$	$V_{GS} = 12V, V_{DS} = 0V$			100	nA
Gate Body Leakage Current, Reverse	$I_{GSSR}$	$V_{GS} = -12V, V_{DS} = 0V$			-100	nA
<b>On Characteristics <sup>c</sup></b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = -250\mu A$	-0.5		-1	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = -10V, I_D = -3.5A$		70	80	$m\Omega$
		$V_{GS} = -4.5V, I_D = -2.8A$		80	100	$m\Omega$
		$V_{GS} = -2.5V, I_D = -2.0A$		90	150	$m\Omega$
<b>Dynamic Characteristics <sup>d</sup></b>						
Forward Transconductance	$g_{FS}$	$V_{DS} = -5V, I_D = -3.5A$		10		S
Input Capacitance	$C_{iss}$	$V_{DS} = -10V, V_{GS} = 0V,$ $f = 1.0\text{ MHz}$		1175		pF
Output Capacitance	$C_{oss}$			230		pF
Reverse Transfer Capacitance	$C_{rss}$			130		pF
<b>Switching Characteristics <sup>d</sup></b>						
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -10V, I_D = -4A,$ $V_{GS} = -4.5V, R_{GEN} = 3\Omega$		14.4	28.8	ns
Turn-On Rise Time	$t_r$			9	18	ns
Turn-Off Delay Time	$t_{d(off)}$			72.8	145.6	ns
Turn-Off Fall Time	$t_f$			35	70	ns
Total Gate Charge	$Q_g$	$V_{DS} = -10V, I_D = -4A,$ $V_{GS} = -4.5V$		10.6	14.1	nC
Gate-Source Charge	$Q_{gs}$			1.5		nC
Gate-Drain Charge	$Q_{gd}$			2.5		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_S$				-4.0	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{SD}$	$V_{GS} = 0V, I_S = -1.0A$			-1.0	V
<b>Notes :</b> □ a.Repetitive Rating : Pulse width limited by maximum junction temperature. □ b.Surface Mounted on FR4 Board, $t \leq 10\text{ sec.}$ □ c.Pulse Test : Pulse Width $\leq 300\mu s,$ Duty Cycle $\leq 2\%.$ □ d.Guaranteed by design, not subject to production testing. □ □						



## N-CHANNEL




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation with Temperature




Figure 4. Body Diode Forward Voltage Variation with Source Current




Figure 5. Gate Threshold Variation with Temperature



## P-CHANNEL




Figure 7. Output Characteristics




Figure 8. Transfer Characteristics




Figure 9. Capacitance




Figure 10. On-Resistance Variation with Temperature




Figure 11. Gate Threshold Variation with Temperature




Figure 12. Body Diode Forward Voltage Variation with Source Current



## N-CHANNEL




Figure 13. Gate Charge

## P-CHANNEL




Figure 15. Gate Charge




Figure 14. Maximum Safe Operating Area




Figure 16. Maximum Safe Operating Area

5




Figure 17. Switching Test Circuit




Figure 18. Switching Waveforms




Figure 19. Normalized Thermal Transient Impedance Curve