



STP90NS04ZC

N-channel clamped 5mΩ - 80A TO-220
Fully protected SAFeFET™ Power MOSFET

Features

Type	V _{DSS}	R _{DS(on)}	I _D
STP90NS04ZC	Clamped	< 6mΩ	80A


- Low capacitance and gate charge
- 100% avalanche tested
- 175°C maximum junction temperature

Description


This fully clamped Power MOSFET is produced by using the latest advanced company's Mesh OVERLAY process which is based on a novel strip layout. The inherent benefits of the new technology coupled with the extra clamping capabilities make this product particularly suitable for the harshest operation conditions such as those encountered in the automotive environment. Any other application requiring extra ruggedness is also recommended.

Applications

- Switching applications
 - ABS, solenoid drivers
 - Motor control
 - Dc-dc converters



Internal schematic diagram



Order code

Part number	Marking	Package	Packaging
STP90NS04ZC	P90NS04ZC	TO-220	Tube

Contents

1	Electrical ratings	3
2	Electrical characteristics	5
	2.1 Electrical characteristics (curves)	6
3	Test circuit	10
4	Package mechanical data	12
5	Revision history	14

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage ($V_{GS} = 0$)	33 ⁽¹⁾	V
V_{DG}	drain-gate voltage	33 ⁽¹⁾	V
V_{GS}	Gate-source voltage	± 20 ⁽¹⁾	V
I_D ⁽²⁾	Drain current (continuous) at $T_C = 25^\circ\text{C}$	80	A
I_D ⁽²⁾	Drain current (continuous) at $T_C = 100^\circ\text{C}$	80	A
I_{DG}	Drain gate current (continuous)	± 50	A
I_{GS}	Gate-source current (continuous)	± 50	A
I_{DM} ⁽³⁾	Drain current (pulsed)	320	A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	280	W
	Derating factor	1.87	W/ $^\circ\text{C}$
$V_{ESD(G-S)}$	Gate-source ESD (HBM-C=100pF, R=1.5K Ω)	± 8	kV
$V_{ESD(G-D)}$	Gate-drain ESD (HBM-C=100pF, R=1.5K Ω)	± 8	kV
$V_{ESD(D-S)}$	Drain-source ESD (HBM-C=100pF, R=1.5K Ω)	± 8	kV
T_J	Operating junction temperature	-55 to 175	$^\circ\text{C}$
T_{stg}	Storage temperature		

1. Voltage is limited by zener diodes
2. Current limited by wire bonding
3. Pulse width limited by safe operating area

Table 2. Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case max	0.53	$^\circ\text{C}/\text{W}$
$R_{thj-amb}$	Thermal resistance junction-ambient max	62.5	$^\circ\text{C}/\text{W}$
T_I	Maximum lead temperature for soldering purpose	300	$^\circ\text{C}$

Table 3. Avalanche data

Symbol	Parameter	Value	Unit
I_{AS}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	80	A
E_{AS}	Single pulse avalanche energy (starting $T_j = 25^\circ\text{C}$, $I_D = I_{AS}$, $V_{DD} = 50\text{V}$)	750	mJ

2 Electrical characteristics

($T_{CASE}=25^{\circ}C$ unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DG}$	Clamped voltage	$I_D = 1mA, V_{GS} = 0$	33			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = 16V$			1	μA
I_{GSS}	Gate body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 10V$			2	μA
V_{GSS}	Gate-source breakdown voltage	$I_{GS} = \pm 100\mu A$	18		25	V
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 1mA$	2	3	4	V
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 10V, I_D = 40A$		5	6	$m\Omega$

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$g_{fs}^{(1)}$	Forward transconductance	$V_{DS} = 15V, I_D = 40A$		100		S
C_{iss}	Input capacitance	$V_{DS} = 25V, f = 1 MHz, V_{GS} = 0$		3400		pF
C_{oss}	Output capacitance			1250		pF
C_{rss}	Reverse transfer capacitance			450		pF
$t_{r(Voff)}$	Off voltage rise time	$V_{CLAMP} = 32V, I_D = 80A,$ $V_{GS} = 10V, R_G = 4.7\Omega$ <i>(see Figure 18)</i>		230		ns
t_f	Fall time			140		ns
t_c	Cross-over time			295		ns
Q_g	Total gate charge	$V_{DD} = 20V, I_D = 80A$ $V_{GS} = 10V$ <i>(see Figure 19)</i>		100	135	nC
Q_{gs}	Gate-source charge			25		nC
Q_{gd}	Gate-drain charge			36		nC
R_G	Internal gate resistor			14		Ω

1. Pulsed: pulse duration=300 μs , duty cycle 1.5%

Table 6. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD} $I_{SDM}^{(1)}$	Source-drain current Source-drain current (pulsed)				80 320	A A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD}=80A, V_{GS}=0$			1.5	V
t_{rr} Q_{rr} I_{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD}=80A, di/dt = 100A/\mu s,$ $V_{DD}= 30 V, T_j=150^\circ C$ (see Figure 23)		55 85 3		ns nC A

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration=300 μs , duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 1. Safe operating area




Figure 2. Thermal impedance




Figure 3. Output characteristics




Figure 4. Transfer characteristics




Figure 5. Transconductance




Figure 6. Static drain-source on resistance




Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage vs temperature Figure 10. Normalized on resistance vs temperature




Figure 11. Source-drain diode forward characteristics Figure 12. Maximum avalanche energy




Figure 13. Zero gate voltage drain current vs temperature




Figure 14. Typical drain source clamped voltage vs drain current




Figure 15. Typ. drain source clamped voltage vs gate source clamping current




Figure 16. Typ. drain source clamped voltage vs drain current





Figure 17. Gate-source zener diodes: maximum energy dissipation



3 Test circuit

Figure 18. Switching times test circuit for resistive load




Figure 19. Gate charge test circuit




Figure 20. Test circuit for inductive load switching and diode recovery times




Figure 21. Unclamped Inductive load test circuit




Figure 22. Unclamped inductive waveform





Figure 23. Switching time waveform




4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

TO-220 mechanical data

Dim	mm			inch		
	Min	Typ	Max	Min	Typ	Max
A	4.40		4.60	0.173		0.181
b	0.61		0.88	0.024		0.034
b1	1.14		1.70	0.044		0.066
c	0.49		0.70	0.019		0.027
D	15.25		15.75	0.6		0.62
D1		1.27			0.050	
E	10		10.40	0.393		0.409
e	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
F	1.23		1.32	0.048		0.051
H1	6.20		6.60	0.244		0.256
J1	2.40		2.72	0.094		0.107
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L20		16.40			0.645	
L30		28.90			1.137	
∅P	3.75		3.85	0.147		0.151
Q	2.65		2.95	0.104		0.116



5 Revision history

Table 7. Revision history

Date	Revision	Changes
04-May-2007	1	First release

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com