



## Complementary N- and P-Channel 20 V (D-S) MOSFET

PRODUCT SUMMARY				
	$V_{DS}$ (V)	$R_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)	$Q_g$ (Typ.)
N-Channel	20	0.396 at $V_{GS} = 4.5$ V	0.5	0.75 nC
		0.456 at $V_{GS} = 2.5$ V	0.2	
		0.546 at $V_{GS} = 1.8$ V	0.2	
		0.760 at $V_{GS} = 1.5$ V	0.05	
P-Channel	-20	0.756 at $V_{GS} = -4.5$ V	-0.35	1 nC
		1.038 at $V_{GS} = -2.5$ V	-0.35	
		1.440 at $V_{GS} = -1.8$ V	-0.1	
		2.4 at $V_{GS} = -1.5$ V	-0.05	

### FEATURES



- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET<sup>®</sup> Power MOSFETs
- High-Side Switching
- Ease in Driving Switches
- Low Offset (Error) Voltage
- Low-Voltage Operation
- High-Speed Circuits
- Typical ESD Protection: N-Channel 1500 V  
P-Channel 1000 V (HBM)
- 100 %  $R_g$  Tested
- Compliant to RoHS Directive 2002/95/EC



**RoHS**  
COMPLIANT  
HALOGEN  
**FREE**

### APPLICATIONS

- Load Switch, Small Signal Switches and Level-Shift Switches
  - Battery Operated Systems
  - Portable



Ordering Information: Si1016CX-T1-GE3 (Lead (Pb)-free and Halogen-free)

ABSOLUTE MAXIMUM RATINGS ( $T_A = 25$ °C, unless otherwise noted)				
Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage	$V_{DS}$	20	-20	V
Gate-Source Voltage	$V_{GS}$	$\pm 8$		
Continuous Drain Current ( $T_J = 150$ °C)	$I_D$	$T_A = 25$ °C	$0.6^{a, b}$	$-0.6^{a, b}$
		$T_A = 70$ °C	$0.49^{a, b}$	$-0.49^{a, b}$
Pulsed Drain Current ( $t = 300$ $\mu$ s)	$I_{DM}$	2	-1.5	A
Source Drain Current Diode Current	$I_S$	$0.18^{a, b}$	$-0.18^{a, b}$	W
Maximum Power Dissipation	$P_D$	$T_A = 25$ °C	$0.22^{a, b}$	
		$T_A = 70$ °C	$0.14^{a, b}$	$0.14^{a, b}$
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150		°C
Soldering Recommendations (Peak Temperature) <sup>d, e</sup>		260		

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	N-Channel		P-Channel		Unit	
		Typ.	Max.	Typ.	Max.		
Maximum Junction-to-Ambient <sup>a, c</sup>	$R_{thJA}$	$t \leq 5$ s	470	565	470	565	°C/W
		Steady State	560	675	560	675	

#### Notes:

- Surface mounted on 1" x 1" FR4 board.
- $t = 5$  s.
- Maximum under steady state conditions is 675 °C/W.

SPECIFICATIONS ( $T_J = 25\text{ }^\circ\text{C}$ , unless otherwise noted)							
Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit	
<b>Static</b>							
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$	N-Ch	20			V
		$V_{GS} = 0\text{ V}, I_D = -250\text{ }\mu\text{A}$	P-Ch	-20			
$V_{DS}$ Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D = 250\text{ }\mu\text{A}$	N-Ch		17		mV/°C
		$I_D = -250\text{ }\mu\text{A}$	P-Ch		-12		
$V_{GS(th)}$ Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	$I_D = 250\text{ }\mu\text{A}$	N-Ch		-1.8		mV/°C
		$I_D = -250\text{ }\mu\text{A}$	P-Ch		1.8		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	N-Ch	0.4		1	V
		$V_{DS} = V_{GS}, I_D = -250\text{ }\mu\text{A}$	P-Ch	-0.4		-1	
Gate-Source Leakage	$I_{GSS}$	$V_{DS} = 0\text{ V}, V_{GS} = \pm 4.5\text{ V}$	N-Ch			$\pm 1$	$\mu\text{A}$
		$V_{DS} = 0\text{ V}, V_{GS} = \pm 8\text{ V}$	N-Ch			$\pm 30$	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 20\text{ V}, V_{GS} = 0\text{ V}$	N-Ch			1	
		$V_{DS} = -20\text{ V}, V_{GS} = 0\text{ V}$	P-Ch			-1	
On-State Drain Current <sup>b</sup>	$I_{D(on)}$	$V_{DS} \geq 5\text{ V}, V_{GS} = 4.5\text{ V}$	N-Ch	2			A
		$V_{DS} \leq -5\text{ V}, V_{GS} = -4.5\text{ V}$	P-Ch	-1.5			
Drain-Source On-State Resistance <sup>b</sup>	$R_{DS(on)}$	$V_{GS} = 4.5\text{ V}, I_D = 0.5\text{ A}$	N-Ch		0.330	0.396	$\Omega$
		$V_{GS} = -4.5\text{ V}, I_D = -0.35\text{ A}$	P-Ch		0.630	0.756	
		$V_{GS} = 2.5\text{ V}, I_D = 0.2\text{ A}$	N-Ch		0.380	0.456	
		$V_{GS} = -2.5\text{ V}, I_D = -0.35\text{ A}$	P-Ch		0.865	1.038	
		$V_{GS} = 1.8\text{ V}, I_D = 0.2\text{ A}$	N-Ch		0.420	0.546	
		$V_{GS} = -1.8\text{ V}, I_D = -0.1\text{ A}$	P-Ch		1.2	1.44	
		$V_{GS} = 1.5\text{ V}, I_D = 0.05\text{ A}$	N-Ch		0.505	0.760	
		$V_{GS} = -1.5\text{ V}, I_D = -0.05\text{ A}$	P-Ch		1.6	2.4	
Forward Transconductance <sup>b</sup>	$g_{fs}$	$V_{DS} = 10\text{ V}, I_D = 0.5\text{ A}$	N-Ch		2		S
		$V_{DS} = -10\text{ V}, I_D = -3.6\text{ A}$	P-Ch		1		
Input Capacitance	$C_{iss}$	N-Channel $V_{DS} = 10\text{ V}, V_{GS} = 0\text{ V}, f = 1\text{ MHz}$ P-Channel $V_{DS} = -10\text{ V}, V_{GS} = 0\text{ V}, f = 1\text{ MHz}$	N-Ch		43		pF
Output Capacitance	$C_{oss}$		P-Ch		45		
			N-Ch		14		
Reverse Transfer Capacitance	$C_{rss}$		P-Ch		15		
<b>Dynamic<sup>a</sup></b>							
Total Gate Charge	$Q_g$	$V_{DS} = 10\text{ V}, V_{GS} = 4.5\text{ V}, I_D = 0.6\text{ A}$	N-Ch		1.3	2	nC
		$V_{DS} = -10\text{ V}, V_{GS} = -4.5\text{ V}, I_D = -0.4\text{ A}$	P-Ch		1.65	2.50	
Gate-Source Charge	$Q_{gs}$	N-Channel $V_{DS} = 10\text{ V}, V_{GS} = 2.5\text{ V}, I_D = 0.6\text{ A}$	N-Ch		0.75	1.2	
			P-Ch		1	2	
Gate-Drain Charge	$Q_{gd}$	P-Channel $V_{DS} = -10\text{ V}, V_{GS} = -2.5\text{ V}, I_D = -0.4\text{ A}$	N-Ch		0.15		
			P-Ch		0.2		
Gate Resistance	$R_g$	$f = 1\text{ MHz}$	N-Ch	2.4	12.2	24.4	$\Omega$
			P-Ch	2.4	12	24	

Notes:

a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width  $\leq 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$ .



SPECIFICATIONS ( $T_J = 25\text{ }^\circ\text{C}$ , unless otherwise noted)							
Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit	
<b>Dynamic<sup>a</sup></b>							
Turn-On Delay Time	$t_{d(on)}$	N-Channel $V_{DD} = 10\text{ V}$ , $R_L = 20\ \Omega$ $I_D \cong 0.5\text{ A}$ , $V_{GEN} = 4.5\text{ V}$ , $R_g = 1\ \Omega$	N-Ch		11	20	ns
Rise Time	$t_r$		P-Ch		9	18	
Turn-Off Delay Time	$t_{d(off)}$	P-Channel $V_{DD} = -10\text{ V}$ , $R_L = 33.3\ \Omega$ $I_D \cong -0.3\text{ A}$ , $V_{GEN} = -4.5\text{ V}$ , $R_g = 1\ \Omega$	N-Ch		16	24	
Fall Time	$t_f$		P-Ch		10	20	
Turn-On Delay Time	$t_{d(on)}$	N-Channel $V_{DD} = 10\text{ V}$ , $R_L = 20\ \Omega$ $I_D \cong 0.5\text{ A}$ , $V_{GEN} = 8\text{ V}$ , $R_g = 1\ \Omega$	N-Ch		26	39	
Rise Time	$t_r$		P-Ch		10	20	
Turn-Off Delay Time	$t_{d(off)}$	P-Channel $V_{DD} = -10\text{ V}$ , $R_L = 33.3\ \Omega$ $I_D \cong -0.3\text{ A}$ , $V_{GEN} = -8\text{ V}$ , $R_g = 1\ \Omega$	N-Ch		11	20	
Fall Time	$t_f$		P-Ch		8	16	
Turn-On Delay Time	$t_{d(on)}$	N-Channel $V_{DD} = 10\text{ V}$ , $R_L = 20\ \Omega$ $I_D \cong 0.5\text{ A}$ , $V_{GEN} = 8\text{ V}$ , $R_g = 1\ \Omega$	N-Ch		2	4	
Rise Time	$t_r$		P-Ch		1	2	
Turn-Off Delay Time	$t_{d(off)}$	P-Channel $V_{DD} = -10\text{ V}$ , $R_L = 33.3\ \Omega$ $I_D \cong -0.3\text{ A}$ , $V_{GEN} = -8\text{ V}$ , $R_g = 1\ \Omega$	N-Ch		13	20	
Fall Time	$t_f$		P-Ch		8	16	
<b>Drain-Source Body Diode Characteristics</b>							
Pulse Diode Forward Current <sup>a</sup>	$I_{SM}$	$I_S = 0.5\text{ A}$ , $V_{GS} = 0\text{ V}$	N-Ch			2	A
Body Diode Voltage	$V_{SD}$		P-Ch			-1.5	
Body Diode Reverse Recovery Time	$t_{rr}$	N-Channel $I_F = 0.5\text{ A}$ , $di/dt = 100\text{ A}/\mu\text{s}$ , $T_J = 25\text{ }^\circ\text{C}$	N-Ch		0.85	1.2	V
Body Diode Reverse Recovery Charge	$Q_{rr}$		P-Ch		-0.87	-1.2	
Reverse Recovery Fall Time	$t_a$	P-Channel $I_F = -0.3\text{ A}$ , $di/dt = -100\text{ A}/\mu\text{s}$ , $T_J = 25\text{ }^\circ\text{C}$	N-Ch		10	20	ns
Reverse Recovery Rise Time	$t_b$		P-Ch		16	24	
		N-Channel $I_F = 0.5\text{ A}$ , $di/dt = 100\text{ A}/\mu\text{s}$ , $T_J = 25\text{ }^\circ\text{C}$	N-Ch		2	4	nC
			P-Ch		8	20	
		P-Channel $I_F = -0.3\text{ A}$ , $di/dt = -100\text{ A}/\mu\text{s}$ , $T_J = 25\text{ }^\circ\text{C}$	N-Ch		5		ns
			P-Ch		11		
		N-Channel $I_F = 0.5\text{ A}$ , $di/dt = 100\text{ A}/\mu\text{s}$ , $T_J = 25\text{ }^\circ\text{C}$	N-Ch		5		ns
			P-Ch		5		


Notes:

- a. Guaranteed by design, not subject to production testing.  
 b. Pulse test; pulse width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




**N-CHANNEL TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)




Gate Current vs. Gate-Source Voltage




Gate Current vs. Gate-Source Voltage




Output Characteristics



Transfer Characteristics




On-Resistance vs. Drain Current




Capacitance




**N-CHANNEL TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)




**Gate Charge**




**On-Resistance vs. Junction Temperature**




**Source-Drain Diode Forward Voltage**



**On-Resistance vs. Gate-to-Source Voltage**



**Threshold Voltage**




**Single Pulse Power, Junction-to-Ambient**

# Si1016CX


Vishay Siliconix



## N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Safe Operating Area, Junction-to-Ambient



Power Derating, Junction-to-Ambient


\* The power dissipation  $P_D$  is based on  $T_{J(max)} = 150\text{ }^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.




Normalized Thermal Transient Impedance, Junction-to-Ambient




**P-CHANNEL TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)




**Gate Current vs. Gate-Source Voltage**




**Gate Current vs. Gate-Source Voltage**




**Output Characteristics**



**Transfer Characteristics**




**On-Resistance vs. Drain Current**




**Capacitance**


**P-CHANNEL TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)




Gate Charge




On-Resistance vs. Junction Temperature




Source-Drain Diode Forward Voltage



On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power, Junction-to-Ambient






**P-CHANNEL TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)




**Safe Operating Area, Junction-to-Ambient**



**Power Derating, Junction-to-Ambient**


\* The power dissipation  $P_D$  is based on  $T_{J(max)} = 150\text{ °C}$ , using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



**Normalized Thermal Transient Impedance, Junction-to-Ambient**

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see [www.vishay.com/ppg?67535](http://www.vishay.com/ppg?67535).

### SC89: 6- LEADS (SOT-563F)



**NOTES:**

1. Dimensions in millimeters.

**2** Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per dimension E1 does not include interlead flash or protrusion, interlead flash or protrusion shall not exceed 0.15 mm per side.

**3** Dimensions D and E1 are determined at the outmost extremes of the plastic body exclusive of mold flash, the bar burrs, gate burrs and interlead flash, but including any mismatch between the top and the bottom of the plastic body.


**4** Datums A, B and D to be determined 0.10 mm from the lead tip.

**5** Terminal numbers are shown for reference only.

**6** These dimensions apply to the flat section of the lead between 0.08 mm and 0.15 mm from the lead tip.

Dim	MILLIMETERS		Note	Symbol	Tolerances Of Form And Position
	Min	Max			
A	0.56	0.60		aaa	0.10
A1	0.00	0.10		bbb	0.10
b	0.15	0.30		ccc	0.10
c	0.10	0.18			
D	1.50	1.70	2, 3		
E	1.55	1.70			
E1	1.20 BSC		2, 3		
e	0.50 BSC				
e1	1.00 BSC				
L	0.35 BSC				
L1	0.20 BSC				
ECN: E-00499—Rev. B, 02-Jul-01 DWG: 5880					

RECOMMENDED MINIMUM PADS FOR SC-89: 6-Lead



Recommended Minimum Pads  
Dimensions in Inches/(mm)

[Return to Index](#)



## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

## Material Category Policy

**Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.**

**Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.**

**Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.**