



Dual N-Channel 30 V (D-S) MOSFETs

PRODU	CT SU	MMARY		
	V _{DS} (V)	$R_{DS(on)}\left(\Omega\right)$ (Max.)	I_D (A) ^g	Q _g (Typ.)
Channel-1	30	0.0064 at V _{GS} = 10 V	16 ^a	7.2 nC
Chamilei-1	30	0.0100 at $V_{GS} = 4.5 \text{ V}$	16 ^a	7.2110
Channel-2	30	0.0013 at $V_{GS} = 10 \text{ V}$	40 ^a	45 nC
Onaillei-2	30	$0.00175 \text{at V}_{GS} = 4.5 \text{V}$	40 ^a	45 110

PowerPAIR® 6 x 5 5 mm Pin 9

Ordering Information: SiZ916DT-T1-GE3 (Lead (Pb)-free and Halogen-free)


FEATURES

- TrenchFET® Gen IV Power MOSFETs
- 100 % R_a and UIS Tested
- Material categorization: For definitions of compliance please see www.vishay.com/doc?99912



APPLICATIONS

- **CPU Core Power**
- Computer/Server Peripherals
- Synchronous Buck Converter
- POL
- Telecom DC/DC



Parameter	Symbol	Channel-1	Channel-2	Unit		
Drain-Source Voltage		V_{DS}	30		V	
Gate-Source Voltage		V _{GS}	± 20, - 16			
	T _C = 25 °C		16 ^a	40 ^a	٨	
Continuous Drain Current /T 150 °C)	T _C = 70 °C		16 ^a	40 ^a		
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	I _D	16 ^{a, b, c}	40 ^{a, b, c}		
	T _A = 70 °C		15.5 ^{b, c}	38.8 ^{b, c}		
Pulsed Drain Current (t = 300 μs)		I _{DM}	80	100	A	
Continuous Source Drain Diode Current	T _C = 25 °C		19	28		
Continuous Source Drain Diode Current	T _A = 25 °C	I _S	3.25 ^{b, c}	4.3 ^{b, c}		
Single Pulse Avalanche Current	1 0.1 ml l	I _{AS}	10	15		
Single Pulse Avalanche Energy L = 0.1 mH		E _{AS}	5	11.25	mJ	
	T _C = 25 °C		22.7	100		
Maximum Dawar Dissination	T _C = 70 °C		14.5	64	w	
Maximum Power Dissipation	T _A = 25 °C	P_{D}	3.9 ^{b, c}	5.2 ^{b, c}	VV	
	T _A = 70 °C	1	2.5 ^{b, c}	3.3 ^{b, c}		
Operating Junction and Storage Temperature Range		T _J , T _{stq}	- 55 to 150 260		°C	
Soldering Recommendations (Peak Temperature) ^{d, e}		5 0.9				

THERMAL RESISTANCE RATII	NGS						
Parameter			Char	nel-1	Chan	nel-2	
		Symbol	Тур.	Max.	Тур.	Max.	Unit
Maximum Junction-to-Ambient ^{b, f}	t ≤ 10 s	R _{thJA}	25	32	19	24	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	4.4	5.5	1	1.25	C/VV

Notes:

- a. Package limited
- b. Surface mounted on 1" x 1" FR4 board.
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- Maximum under steady state conditions is 62 °C/W for channel-1 and 55 °C/W for channel-2.
- g. $T_C = 25$ °C.

Vishay Siliconix



SPECIFICATIONS (T _J = 25 °C	C, unless oth	nerwise noted)						
Parameter	Symbol					Max.	Unit	
Static								
Drain Source Breakdown Voltage	V _{DS}	V_{GS} = 0 V, I_D = 250 μA	Ch-1	30			V	
Drain-Source Breakdown Voltage	V DS	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	30]	
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	I _D = 250 μA	Ch-1		17			
VDS Temperature Coefficient	∆vDS/1J	I _D = 250 μA	Ch-2		8.8		m\//°C	
V Temperature Coefficient	A)/ /T	I _D = 250 μA	Ch-1		- 5.0		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	Ch-2		- 5.9			
Cata Threshold Valtage	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	Ch-1	1.2		2.4	V	
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	Ch-2	1		2.4	ľ	
Gate Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}, -16 \text{ V}$	Ch-1			± 100	nA	
Gate Source Leakage	GSS		Ch-2			± 100	ш	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1			1		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2			1	μΑ	
Zero date voltage Drain Gurrent	טיטי	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	Ch-1			5		
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	Ch-2			5		
O - Olata Basis O manualh	le co	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	20			^	
On-State Drain Current ^D	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	25			Α	
	R _{DS(on)}	V _{GS} = 10 V, I _D = 19 A	Ch-1		0.0053	0.0064		
l		V _{GS} = 10 V, I _D = 20 A			0.00105	0.00130		
Drain-Source On-State Resistance ^b		$V_{GS} = 4.5 \text{ V}, I_D = 15 \text{ A}$	Ch-1		0.0080	0.0100	Ω	
		$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	Ch-2		0.0014	0.00175		
	_	$V_{DS} = 10 \text{ V}, I_D = 19 \text{ A}$	Ch-1		55			
Forward Transconductance ^b	9 _{fs}	V _{DS} = 10 V, I _D = 20 A	Ch-2		116		S	
Dynamic ^a								
Input Capacitance	C _{iss}		Ch-1		1208			
mput Capacitarios	- 155	Channel-1	Ch-2		8082			
Output Capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		375		pF	
	+	23 - 7 43 - 7	Ch-2		1961			
Reverse Transfer Capacitance	C_{rss}	Channel-2	Ch-1 Ch-2		30 227			
	+	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		0.025	0.050	-	
C _r /C _i Ratio			Ch-2		0.028	0.056		
		V _{DS} = 15 V, V _{GS} = 10 V, I _D = 20 A	Ch-1		17	26		
		V _{DS} = 15 V, V _{GS} = 10 V, I _D = 20 A	Ch-2		106	160	nC	
Total Gate Charge	Q_g	20 00 2	Ch-1		7.2	11		
		Channel-1	Ch-2		45	68		
Coto Source Charge	Q _{gs}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$	Ch-1		3.6			
Gate-Source Charge		Channel-2	Ch-2		23.2			
Gate-Drain Charge		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	Ch-1		0.94			
			Ch-2 Ch-1		5	ļ		
Output Charge	Q _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$			10	1	-	
				0.5	57.5	5.0		
Gate Resistance	R_{g}	f = 1 MHz	Ch-1 Ch-2	0.5	2.5	2	Ω	
			011-2	0.2				

a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.



Vishay Siliconix

Parameter	Symbol	Test Conditions		Min.	Тур.	Max.	Unit
Dynamic ^a							
Turn-On Delay Time	t _{d(on)}	Channel-1	Ch-1		16	24	
	u(on)	$V_{DD} = 15 \text{ V, R}_{L} = 1.5 \Omega$	Ch-2		36	54	
Rise Time	t _r	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_a = 1 \Omega$	Ch-1		11	20	
	-	GEN 9	Ch-2		55	83	
Turn-Off Delay Time	t _{d(off)}	Channel-2	Ch-1		15	23	,
		$V_{DD} = 15 \text{ V}, R_L = 1.5 \Omega$	Ch-2 Ch-1		44 5	66 10	
Fall Time	t _f	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-2		8	16	Ì
			Ch-1		10	20	ns
Turn-On Delay Time	t _{d(on)}	Channel-1	Ch-2		18	27	 -
		$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-1		10	20	
Rise Time	t _r	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-2		10	20	
Channel-2	Channel-2	Ch-1		20	30		
Turn-Off Delay Time t _{d(off)}		$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-2		45		68
Fall Time	t _f	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_q = 1 \Omega$	Ch-1		5	10]
		· ·	Ch-2		8	16	
Drain-Source Body Diode Characteristic	s	,					
Continuous Source-Drain Diode Current	Is	T _C = 25 °C	Ch-1			40	<u> </u>
		0	Ch-2			40	Α
Pulse Diode Forward Current ^a	I _{SM}		Ch-1			80	ļ
		1 10 4 1/ 0 1/	Ch-2			100	
Body Diode Voltage	V_{SD}	I _S = 10 A, V _{GS} = 0 V	Ch-1		0.8	1.2	V
	05	I _S = 10 A, V _{GS} = 0 V	Ch-2		0.8	1.2	
Body Diode Reverse Recovery Time	t _{rr}		Ch-1		15	23	ns
		Channel-1	Ch-2		65	98	
Body Diode Reverse Recovery Charge		$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-1 Ch-2		52	8 78	nC
		·	Ch-2		52 9	78	
Reverse Recovery Fall Time	ta	Channel-2	Ch-1		30		,
		$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 °\text{C}$	Ch-1		6		ns
Reverse Recovery Rise Time	t_b		Ch-2		22		

Notes:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%.$

Vishay Siliconix



CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Gate Charge

On-Resistance vs. Junction Temperature


0.02

 $I_{D} = 19 A$




Vishay Siliconix

CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




0.015 R_{DS(on)} - On-Resistance (Ω) T_J = 125 °C 0.01 $T_J = 25 \, ^{\circ}C$ 0.005 0 4 2 8 10

On-Resistance vs. Gate-to-Source Voltage

V_{GS} - Gate-to-Source Voltage (V)



Single Pulse Power




V_{DS} - Drain-to-Source Voltage (V) * V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified


Safe Operating Area, Junction-to-Ambient

Vishay Siliconix




CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)





Power, Junction-to-Case




Power, Junction-to-Ambient


^{*} The power dissipation P_D is based on $T_{J(max.)}$ = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



0.003

0.0025

I_D = 20 A


8

10




Vishay Siliconix

CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Source-Drain Diode Forward Voltage




0.0025 0.0020 0.0020 0.0015 T_J = 125 °C R_{DS(on)} T_{.1} = 25 °C 0.001 0.0005


On-Resistance vs. Gate-to-Source Voltage

6

V_{GS} - Gate-to-Source Voltage (V)



Single Pulse Power




V_{DS} - Drain-to-Source Voltage (V) * V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified


Safe Operating Area, Junction-to-Ambient

Vishay Siliconix




CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)





Power, Junction-to-Case




Power, Junction-to-Ambient


^{*} The power dissipation P_D is based on $T_{J(max.)}$ = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?62721.




PowerPAIR® 6 x 5 Case Outline






TOP SIDE VIEW

BACK SIDE VIEW






		MILLIMETERS	INCHES					
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
Α	0.70	0.75	0.80	0.028	0.030	0.032		
A1	0.00	-	0.10	0.000	-	0.004		
A3	0.20 REF			0.008 REF				
b	0.51 BSC				0.020 BSC			
b1		0.25 BSC 0.010 BSC						
D	5.00 BSC			0.197 BSC				
D1	3.75	3.80	3.85	0.148	0.150	0.152		
Е		6.00 BSC			0.236 BSC			
E1	2.62	2.67	2.72	0.103	0.105	0.107		
E2	0.87	0.92	0.97	0.034	0.036	0.038		
е		1.27 BSC			0.005 BSC			
K		0.45 TYP.			0.018 TYP.			
K1		0.66 TYP.			0.026 TYP.			
L		0.43 BSC			0.017 BSC			
L3		0.23 BSC		0.009 BSC				
Z		0.34 BSC			0.013 BSC			

Revision: 07-Nov-11 Document Number: 63656



RECOMMENDED MINIMUM PAD FOR PowerPAIR® 6 x 5



Recommended Minimum Pad Dimensions in mm (inches)

Document Number: 67480 www.vishay.com Revision: 13-Jan-11



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000