


Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	500					
$R_{DS(on)}(\Omega)$	V _{GS} = 10 V 0.087					
Q _g (Max.) (nC)	380					
Q _{gs} (nC)	80					
Q _{gd} (nC)	190					
Configuration	Single					



N-Channel MOSFET

FEATURES

• Superfast Body Diode Eliminates the Need for External Diodes in ZVS Applications



 Lower Gate Charge Results in Simpler Drive RoHS Requirements



- Enhanced dV/dt Capabilities Offer Improved Ruggedness
- Higher Gate Voltage Threshold Offers Improved Noise **Immunity**
- Compliant to RoHS Directive 2002/95/EC

APPLICATIONS

- Zero Voltage Switching SMPS
- Telecom and Server Power Supplies
- Uninterruptible Power Supplies
- Motor Control Applications

ORDERING INFORMATION			
Package	Super-247		
Lead (Pb)-free	IRFPS40N50LPbF		
Lead (FD)-life	SiHFPS40N50L-E3		
SnPb	IRFPS40N50L		
SILD	SiHFPS40N50L		

ABSOLUTE MAXIMUM RATINGS (T _C = 25 °C, unless otherwise noted)						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	500	V	
Gate-Source Voltage			V_{GS}	± 30	V	
Continuous Drain Current $V_{GS} \text{ at } 10 \text{ V} \qquad \frac{T_{C} = 25 \text{ °C}}{T_{C} = 100 \text{ °C}}$				46		
Continuous Drain Current	V _{GS} at 10 V	T _C = 100 °C	- I _D	29	Α	
Pulsed Drain Current ^a			I _{DM}	180	1	
Linear Derating Factor				4.3	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	920	mJ	
Repetitive Avalanche Current ^a			I _{AR}	46	Α	
Repetitive Avalanche Energy ^a			E _{AR}	54	mJ	
Maximum Power Dissipation T _C = 25 °C			P _D	540	W	
Peak Diode Recovery dV/dt ^c			dV/dt	34	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	- °C	
Soldering Recommendations (Peak Temperature) for 10 s				300 ^d	1	

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Starting T_J = 25 °C, L = 0.86 mH, R_g = 25 Ω , I_{AS} = 46 A (see fig. 12). c. I_{SD} \leq 46 A, dI/dt \leq 550 A/µs, V_{DD} \leq V_{DS}, T_J \leq 150 °C.

- d. 1.6 mm from case.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRFPS40N50L, SiHFPS40N50L

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	UNIT				
Maximum Junction-to-Ambienta	R _{thJA}	-	40		
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.24	-	°C/W	
Maximum Junction-to-Case (Drain)a	R _{thJC}	-	0.23		

Note

a. R_{th} is measured at T_J approximately 90 °C.

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		500	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I _D = 1 mA	-	0.60	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	· V _{GS} , I _D = 250 μA	3.0	-	5.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 30 V	-	-	± 100	nA
			: 500 V, V _{GS} = 0 V	-	-	50	μΑ
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 400 V	', V _{GS} = 0 V, T _J = 125 °C	-	-	2.0	mA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 28 A ^b	-	0.087	0.100	Ω
Forward Transconductance	9 _{fs}	V _{DS}	= 50 V, I _D = 46 A	21	-	-	S
Dynamic		•				l	
Input Capacitance	C _{iss}		V _{GS} = 0 V,	-	8110	-	
Output Capacitance	C _{oss}	-	$V_{DS} = 25 \text{ V},$	-	960	-	
Reverse Transfer Capacitance	C _{rss}	f = 1.	0 MHz, see fig. 5	-	130	-	
Output Consultance			V _{DS} = 1.0 V , f = 1.0 MHz	-	11200	-	pF
Output Capacitance	C_{oss}		V _{DS} = 400 V , f = 1.0 MHz	-	240	-	P'
Effective Output Capacitance	Coss eff.	V _{GS} = 0 V		-	440	-	1
Effective Output Capacitance (Energy Related)	Coss eff. (ER)		V _{DS} = 0 V to 400 V ^c	-	310	-	
Total Gate Charge	Qg			-	-	380	
Gate-Source Charge	Q _{gs}	$V_{GS} = 10 \text{ V}$ $I_D = 46 \text{ A}, V_{DS} = 400 \text{ V},$ see fig. 7 and 15 ^b		-	-	80	nC
Gate-Drain Charge	Q _{gd}			-	-	190	
Internal Gate Resistance	R _G	f = 1	MHz, open drain	-	0.90	-	Ω
Turn-On Delay Time	t _{d(on)}			-	27	-	
Rise Time	t _r	$V_{DD} = 250 \text{ V}, I_D = 46 \text{ A}, \\ R_G = 0.85 \Omega, V_{GS} = 10 \text{ V},$		-	170	-	ns
Turn-Off Delay Time	$t_{d(off)}$	R _G = 0.85 Ω, V _{GS} = 10 V, see fig. 14a and 14b ^b		-	50	-	
Fall Time	t _f			-	69	-	
Drain-Source Body Diode Characteristic	es						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	46	^
Pulsed Diode Forward Current ^a	I _{SM}			-	-	180	A
Body Diode Voltage	V _{SD}	T _J = 25 °C, I _S = 46 A, V _{GS} = 0 V ^b		-	-	1.5	V
Pody Diodo Poyoros Possyany Time	t _{rr}	T _J = 25 °C, I _F = 46 A		-	170	250	ns
Body Diode Reverse Recovery Time		T _J = 125 °C, dl/dt = 100 A/μs ^b		-	220	330	
Pady Diada Payaraa Pagayary Charga	0	$T_J = 25 ^{\circ}\text{C}, I_S = 46 \text{A}, V_{GS} = 0 V^b$		-	705	1060	nC
Body Diode Reverse Recovery Charge	Q_{rr}	T _J = 125 °C, dl/dt = 100 A/µs ^b		-	1.3	2.0	
Reverse Recovery Current	I _{RRM}			9.0	_	Α	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)					L _D)

<sup>a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
b. Pulse width ≤ 400 µs; duty cycle ≤ 2 %.
c. Coss eff. is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 % to 80 % VDS. Coss eff. (ER) is a fixed capacitance that stores the same energy as Coss while VDS is rising from 0 % to 80 % VDS.</sup>



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)





Fig. 1 - Typical Output Characteristics



 V_{DS} , Drain-to-Source Voltage (V) Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

IRFPS40N50L, SiHFPS40N50L

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 6 - Typical Output Capacitance Stored Energy vs. V_{DS}




Fig. 8 - Typical Source Drain Diode Forward Voltage








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Maximum Safe Operating Area




Fig. 13a - Gate Charge Test Circuit





Fig. 13b - Basic Gate Charge Waveform

Vishay Siliconix

Peak Diode Recovery dV/dt Test Circuit







Fig. 14 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91260.








TO-274AA (HIGH VOLTAGE)














Detail "A" Scale: 2:1

	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.70	5.30	0.185	0.209
A1	1.50	2.50	0.059	0.098
A2	2.25	2.65	0.089	0.104
b	1.30	1.60	0.051	0.063
b2	1.80	2.20	0.071	0.087
b4	3.00	3.25	0.118	0.128
С	0.80	1.20	0.031	0.047
D	19.80	20.80	0.780	0.819

MILLIMETERS		INC	HES
MIN.	MAX.	MIN.	MAX.
15.50	16.10	0.610	0.634
0.70	1.30	0.028	0.051
15.10	16.10	0.594	0.634
13.30	13.90	0.524	0.547
5.45 BSC		0.215 BSC	
13.70	14.70	0.539	0.579
1.00	1.60	0.039	0.063
2.00	3.00	0.079	0.118
	MIN. 15.50 0.70 15.10 13.30 5.45 13.70 1.00	MIN. MAX. 15.50 16.10 0.70 1.30 15.10 16.10 13.30 13.90 5.45 BSC 13.70 14.70 1.00 1.60	MIN. MAX. MIN. 15.50 16.10 0.610 0.70 1.30 0.028 15.10 16.10 0.594 13.30 13.90 0.524 5.45 BSC 0.215 13.70 14.70 0.539 1.00 1.60 0.039

ECN: S-82247-Rev. A, 06-Oct-08

DWG: 5975

Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outer extremes of the plastic body.
- 3. Outline conforms to JEDEC outline to TO-274AA.

Document Number: 91365 Revision: 06-Oct-08



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.