



**POWER MOS V®**

**FREDFET**



Power MOS V® is a new generation of high voltage N-Channel enhancement mode power MOSFETs. This new technology minimizes the JFET effect, increases packing density and reduces the on-resistance. Power MOS V® also achieves faster switching speeds through optimized gate layout.

- Faster Switching
- Lower Leakage
- Fast Recovery Body Diode
- Avalanche Energy Rated
- TO-247 or Surface Mount D<sup>3</sup>Pak



**MAXIMUM RATINGS**

All Ratings:  $T_C = 25^\circ\text{C}$  unless otherwise specified.

Symbol	Parameter	APT4012BVFR_SVFR	UNIT
$V_{DSS}$	Drain-Source Voltage	400	Volts
$I_D$	Continuous Drain Current @ $T_C = 25^\circ\text{C}$	37	Amps
$I_{DM}$	Pulsed Drain Current <sup>①</sup>	148	
$V_{GS}$	Gate-Source Voltage Continuous	±30	Volts
$V_{GSM}$	Gate-Source Voltage Transient	±40	
$P_D$	Total Power Dissipation @ $T_C = 25^\circ\text{C}$	370	Watts
	Linear Derating Factor	2.96	W/°C
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range	-55 to 150	°C
$T_L$	Lead Temperature: 0.063" from Case for 10 Sec.	300	
$I_{AR}$	Avalanche Current <sup>①</sup> (Repetitive and Non-Repetitive)	37	Amps
$E_{AR}$	Repetitive Avalanche Energy <sup>①</sup>	30	mJ
$E_{AS}$	Single Pulse Avalanche Energy <sup>④</sup>	1300	

**STATIC ELECTRICAL CHARACTERISTICS**

Symbol	Characteristic / Test Conditions	MIN	TYP	MAX	UNIT
$BV_{DSS}$	Drain-Source Breakdown Voltage ( $V_{GS} = 0V, I_D = 250\mu\text{A}$ )	400			Volts
$I_{D(on)}$	On State Drain Current <sup>②</sup> ( $V_{DS} > I_{D(on)} \times R_{DS(on)}$ Max, $V_{GS} = 10V$ )	37			Amps
$R_{DS(on)}$	Drain-Source On-State Resistance <sup>②</sup> ( $V_{GS} = 10V, 0.5 I_{D[Cont.]}$ )			0.12	Ohms
$I_{DSS}$	Zero Gate Voltage Drain Current ( $V_{DS} = V_{DSS}, V_{GS} = 0V$ )			250	μA
	Zero Gate Voltage Drain Current ( $V_{DS} = 0.8 V_{DSS}, V_{GS} = 0V, T_C = 125^\circ\text{C}$ )			1000	
$I_{GSS}$	Gate-Source Leakage Current ( $V_{GS} = \pm 30V, V_{DS} = 0V$ )			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage ( $V_{DS} = V_{GS}, I_D = 1.0\text{mA}$ )	2		4	Volts

 **CAUTION:** These Devices are Sensitive to Electrostatic Discharge. Proper Handling Procedures Should Be Followed.

APT Website - <http://www.advancedpower.com>

**DYNAMIC CHARACTERISTICS**

APT4012BVFR\_SVFR

Symbol	Characteristic	Test Conditions	MIN	TYP	MAX	UNIT
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> = 0V		4500		pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = 25V		690		
C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1 MHz		290		
Q <sub>g</sub>	Total Gate Charge ③	V <sub>GS</sub> = 10V		195		nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>DD</sub> = 200V		25		
Q <sub>gd</sub>	Gate-Drain ("Miller") Charge	I <sub>D</sub> = 37A @ 25°C		90		
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>GS</sub> = 15V		14		ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 200V		17		
t <sub>d(off)</sub>	Turn-off Delay Time	I <sub>D</sub> = 37A @ 25°C		55		
t <sub>f</sub>	Fall Time	R <sub>G</sub> = 1.6Ω		12		

**SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS**

Symbol	Characteristic / Test Conditions	MIN	TYP	MAX	UNIT
I <sub>S</sub>	Continuous Source Current (Body Diode)			37	Amps
I <sub>SM</sub>	Pulsed Source Current ① (Body Diode)			148	
V <sub>SD</sub>	Diode Forward Voltage ② (V <sub>GS</sub> = 0V, I <sub>S</sub> = -37A)			1.3	Volts
dv/dt	Peak Diode Recovery dv/dt ⑤			15	V/ns
t <sub>rr</sub>	Reverse Recovery Time (I <sub>S</sub> = -37A, di/dt = 100A/μs)	T <sub>j</sub> = 25°C		250	ns
		T <sub>j</sub> = 125°C		525	
Q <sub>rr</sub>	Reverse Recovery Charge (I <sub>S</sub> = -37A, di/dt = 100A/μs)	T <sub>j</sub> = 25°C		1.6	μC
		T <sub>j</sub> = 125°C		6.0	
I <sub>RPM</sub>	Peak Recovery Current (I <sub>S</sub> = -37A, di/dt = 100A/μs)	T <sub>j</sub> = 25°C		13	Amps
		T <sub>j</sub> = 125°C		21	

**THERMAL CHARACTERISTICS**

Symbol	Characteristic	MIN	TYP	MAX	UNIT
R <sub>θJC</sub>	Junction to Case			0.34	°C/W
R <sub>θJA</sub>	Junction to Ambient			40	

① Repetitive Rating: Pulse width limited by maximum junction temperature.

② Pulse Test: Pulse width < 380 μs, Duty Cycle < 2%

③ See MIL-STD-750 Method 3471

④ Starting T<sub>j</sub> = +25°C, L = 1.90mH, R<sub>G</sub> = 25Ω, Peak I<sub>L</sub> = 37A

⑤ dv/dt numbers reflect the limitations of the test circuit rather than the device itself. I<sub>S</sub> ≤ -I<sub>D[Cont.]</sub> di/dt ≤ 700A/μs V<sub>R</sub> ≤ V<sub>DSS</sub> T<sub>J</sub> ≤ 150°C

APT Reserves the right to change, without notice, the specifications and information contained herein.




FIGURE 1, MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

# Typical Performance Curves

APT4012BVFR\_SVFR




FIGURE 2, TYPICAL OUTPUT CHARACTERISTICS




FIGURE 3, TYPICAL OUTPUT CHARACTERISTICS




FIGURE 4, TYPICAL TRANSFER CHARACTERISTICS




FIGURE 5,  $R_{DS(ON)}$  vs DRAIN CURRENT




FIGURE 6, MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 7, BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 8, ON-RESISTANCE vs. TEMPERATURE




FIGURE 9, THRESHOLD VOLTAGE vs TEMPERATURE




FIGURE 10, MAXIMUM SAFE OPERATING AREA




FIGURE 11, TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 12, GATE CHARGES vs GATE-TO-SOURCE VOLTAGE





FIGURE 13, TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE

TO-247 (BVFR) Package Outline



D<sup>3</sup>PAK (SVFR) Package Outline

