

**General Description**

It's mainly suitable for battery pack or power management in cell phone, and PDA.



**FEATURES**

- $V_{DSS}=-20V$ ,  $I_D=-2.8A$ .
- Drain-Source ON Resistance.
  - :  $R_{DS(ON)}=90m\Omega$  (Max.) @  $V_{GS}=-4.5V$
  - :  $R_{DS(ON)}=150m\Omega$  (Max.) @  $V_{GS}=-2.5V$
- Super High Dense Cell Design for Extremely Low  $R_{DS(ON)}$

**MAXIMUM RATING (Ta=25 °C)**

CHARACTERISTIC		SYMBOL	RATING	UNIT
Drain-Source Voltage		$V_{DSS}$	-20	V
Gate-Source Voltage		$V_{GSS}$	$\pm 12$	V
Drain Current	DC	$I_D$ *	-2.8	A
	Pulsed	$I_{DP}$	-11	
Source-Drain Diode Current		$I_S$ *	-1.25	A
Drain Power Dissipation	Ta=25	$P_D$ *	1.25	W
Maximum Junction Temperature		$T_j$	150	
Storage Temperature Range		$T_{stg}$	-55 ~ 150	
Thermal Resistance, Junction to Ambient		$R_{thJA}$ *	100	/W

\* : Surface Mounted on 1 "x 1 "FR4 Board, t = 5sec.

**PIN CONNECTION (TOP VIEW)**

# KMA2D8P20X


## ELECTRICAL CHARACTERISTICS (Ta=25 °C)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
<b>Static</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	I <sub>D</sub> =-250 μA, V <sub>GS</sub> =0V	-20	-	-	V
Drain Cut-off Current	I <sub>DSS</sub>	V <sub>GS</sub> =0V, V <sub>DS</sub> =-16V	-	-	-1	μA
Gate Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±12V, V <sub>DS</sub> =0V	-	-	±100	nA
Gate Threshold Voltage	V <sub>th</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250 μA (Note 1)	-0.5	-0.8	-1.5	V
Drain-Source ON Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-2.5A (Note 1)	-	75	90	m
		V <sub>GS</sub> =-2.5V, I <sub>D</sub> =-1.0A (Note 1)	-	125	150	
On-State Drain Current	I <sub>D(ON)</sub>	V <sub>GS</sub> =-4.5V, V <sub>DS</sub> =-5V (Note 1)	-7	-	-	A
Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> =-5V, I <sub>D</sub> =-2.5A (Note 1)	-	6	-	S
Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =-1.25A (Note 1)	-	-0.81	-1.2	V
<b>Dynamic</b> (Note 3)						
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =-10V, I <sub>D</sub> =-2.5A V <sub>GS</sub> =-4.5V (Fig.1)	-	3.6	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	0.9	-	
Gate-Drain Charge	Q <sub>gd</sub>		-	0.8	-	
Turn-on Delay time	t <sub>d(on)</sub>	V <sub>DS</sub> =-10V, I <sub>D</sub> =1A V <sub>GS</sub> =-4.5V R <sub>G</sub> =6 (Fig.2)	-	7.5	-	ns
Turn-on Rise time	t <sub>r</sub>		-	10.9	-	
Turn-off Delay time	t <sub>d(off)</sub>		-	27.3	-	
Turn-off Fall time	t <sub>f</sub>		-	22.5	-	
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =-20V, V <sub>GS</sub> =0V f=1.0MHz	-	380	-	pF
Output Capacitance	C <sub>oss</sub>		-	100	-	
Reverse Transfer Capacitance	C <sub>rss</sub>		-	60	-	


Note 1) Pulse test : Pulse width 300μs, Duty Cycle 2%.

Note 2) Guaranteed by design, not subject to production testing.

# KMA2D8P20X



# KMA2D8P20X



# KMA2D8P20X

Fig. 1 Gate Charge




Fig. 2 Resistive Load Switching

