

# FDMA1032CZ

# 20V Complementary PowerTrench® MOSFET

# May 2010

### **General Description**

This device is designed specifically as a single package solution for a DC/DC 'Switching' MOSFET in cellular handset and other ultra-portable applications. It features an independent N-Channel & P-Channel MOSFET with low on-state resistance for minimum conduction losses. The gate charge of each MOSFET is also minimized to allow high frequency switching directly from the controlling device. The MicroFET 2x2 package offers exceptional thermal performance for its physical size and is well suited to switching applications.

### **Features**

■ Q1: N-Channel

3.7 A, 20V.  $R_{DS(ON)} = 68 \text{ m}\Omega @ V_{GS} = 4.5V$ 

 $R_{DS(ON)} = 86 \text{ m}\Omega @ V_{GS} = 2.5V$ 


■ Q2: P-Channel


-3.1 A, -20V. R<sub>DS(ON)</sub> = 95 m $\Omega$  @ V<sub>GS</sub> = -4.5V R<sub>DS(ON)</sub> = 141 m $\Omega$  @ V<sub>GS</sub> = -2.5V


- Low profile 0.8 mm maximum in the new package MicroFET 2x2 mm
- HBM ESD protection level > 2 kV (Note 3)



- RoHS Compliant
- Free from halogenated compounds and antimony oxides







MicroFET 2x2
Absolute Maximum Ratings

T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Q1	Q2	Units
V <sub>DS</sub>	Drain-Source Voltage		20	-20	V
V <sub>GS</sub>	Gate-Source Voltage		±12	±12	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	3.7	-3.1	A
	– Pulsed		6	-6	
P <sub>D</sub>	Power Dissipation for Single Operation	(Note 1a)	1.4 0.7		W
		(Note 1b)			
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		–55 to	°C	

### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	86 (Single Operation)	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	173 (Single Operation)	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1c)	69 (Dual Operation)	] 'C/VV
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1d)	151 (Dual Operation)	

**Package Marking and Ordering Information** 

Device Marking	Marking Device Reel Size Tape width		Quantity	
032	FDMA1032CZ	7"	8mm	3000 units

©2010 Fairchild Semiconductor Corporation FDMA1032CZ Rev B4 (W)

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Off Cha	racteristics						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = 250 \mu\text{A} \\ V_{GS} = 0 \text{ V}, \qquad I_{D} = -250 \mu\text{A}$	Q1 Q2	20 –20			V
<u>ΔBV<sub>DSS</sub></u> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 μA, Referenced to 25°C $I_D$ = -250 μA, Referenced to 25°C	Q1 Q2		15 –12		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 16 \text{ V}, \qquad V_{GS} = 0 \text{ V}$ $V_{DS} = -16 \text{ V}, \qquad V_{GS} = 0 \text{ V}$	Q1 Q2			1 –1	μΑ
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 12 \text{ V}, \qquad V_{DS} = 0 \text{ V}$	All			±10	μА
On Chai	racteristics (Note 2)						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS},$ $I_{D} = 250 \mu A$ $V_{DS} = V_{GS},$ $I_{D} = -250 \mu A$	Q1 Q2	0.6 -0.6	1.0 –1.0	1.5 –1.5	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 μA, Referenced to 25°C $I_D$ = -250 μA, Referenced to 25°C	Q1 Q2		-4 4		mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 4.5 \text{ V},  I_D = 3.7 \text{ A}$ $V_{GS} = 2.5 \text{ V},  I_D = 3.3 \text{ A}$ $V_{GS} = 4.5 \text{ V},  I_D = 3.7 \text{ A}, T_J = 125 ^{\circ}\text{C}$	Q1		37 50 53	68 86 90	mΩ
		$V_{GS} = -4.5V$ , $I_D = -3.1 \text{ A}$ $V_{GS} = -2.5 \text{ V}$ , $I_D = -2.5 \text{ A}$ $V_{GS} = -4.5 \text{ V}$ , $I_D = -3.1 \text{ A}$ , $T_J = 125^{\circ}\text{C}$	Q2		60 88 87	95 141 140	mΩ
<b>g</b> fs	Forward Transconductance	$V_{DS} = 10 \text{ V}, \qquad I_{D} = 3.7 \text{ A} $ $V_{DS} = -10 \text{ V}, \qquad I_{D} = -3.1 \text{ A}$	Q1 Q2		16 –11		S
Dynami	c Characteristics						
	Input Capacitance	Q1 V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	Q1 Q2		340 540		pF
C <sub>oss</sub>	Output Capacitance	Q2	Q1 Q2		80 120		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$	Q1 Q2		60 100		pF
Switchir	ng Characteristics (Note	2)					
$t_{\text{d(on)}}$	Turn-On Delay Time	Q1 V <sub>DD</sub> = 10 V, I <sub>D</sub> = 1 A,	Q1 Q2		8 13	16 24	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$	Q1 Q2		8 11	16 20	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time	Q2 $V_{DD} = -10 \text{ V}, I_{D} = -1 \text{ A},$	Q1 Q2		14 37	26 59	ns
t <sub>f</sub>	Turn-Off Fall Time	$V_{GS}$ = -4.5 V, $R_{GEN}$ = 6 $\Omega$	Q1 Q2		3 36	6 58	ns
Q <sub>g</sub>	Total Gate Charge	Q1 $V_{DS} = 10 \text{ V}, I_D = 3.7 \text{ A}, V_{GS} = 4.5 \text{ V}$	Q1 Q2		4 7	6 10	nC
Q <sub>gs</sub>	Gate-Source Charge	Q2	Q1 Q2		0.7 1.1		nC
$Q_{gd}$	Gate-Drain Charge	$V_{DS} = -10 \text{ V}, I_{D} = -3.1 \text{ A},$ $V_{GS} = -4.5 \text{ V}$	Q1 Q2		1.1 2.4		nC

### **Electrical Characteristics**

T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units	
Drain-Source Diode Characteristics and Maximum Ratings								
Is	Maximum Continuous Source-Drain Diode Forward Current		Q1			1.1	Α	
			Q2			-1.1		
V <sub>SD</sub>	Source-Drain Diode Forward	$V_{GS} = 0 \text{ V}, I_S = 1.1 \text{ A}$ (Note 2)	Q1		0.7	1.2	V	
	Voltage	$V_{GS} = 0 \text{ V}, I_{S} = -1.1 \text{ A}$ (Note 2)	Q2		-0.8	-1.2		
t <sub>rr</sub>	Diode Reverse Recovery	Q1	Q1		11		ns	
	Time	$I_F = 3.7 \text{ A}, dI_F/dt = 100 \text{ A/}\mu\text{s}$	Q2		25			
Q <sub>rr</sub>	Diode Reverse Recovery	Q2	Q1		2		nC	
	Charge	$I_F = -3.1 \text{ A}, dI_F/dt = 100 \text{ A/}\mu\text{s}$	Q2		9			

- 1.  $R_{\theta,JA}$  is determined with the device mounted on a 1 in<sup>2</sup> oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta,JC}$  is guaranteed by design while  $R_{\theta,JA}$  is determined by the user's board design.

  (a)  $R_{\theta,JA} = 86$  °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper, 1.5 " x 1.5 " x 0.062 " thick PCB. For single operation.

  - (b)  $\rm R_{\theta JA}$  = 173 °C/W when mounted on a minimum pad of 2 oz copper. For single operation.
  - (c)  $R_{\theta JA}$  = 69 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper, 1.5 " x 1.5 " x 0.062 " thick PCB. For dual operation.
  - (d)  $R_{\theta JA}$  = 151 °C/W when mounted on a minimum pad of 2 oz copper. For dual operation.



- 2. Pulse Test : Pulse Width < 300 us, Duty Cycle < 2.0%
- 3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

# Typical Characteristics Q1 (N-Channel)




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

# **Typical Characteristics Q1 (N-Channel)**




f = 1MHz V<sub>GS</sub> = 0 V 400 **CAPACITANCE (pF)**000
002 100  $^{5}_{\mathrm{DS}}$ , DRAIN TO SOURCE VOLTAGE (V)

500

Figure 7. Gate Charge Characteristics.

Figure 8. Capacitance Characteristics.






Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

# **Typical Characteristics: Q2 (P-Channel)**




Figure 12. On-Region Characteristics.




Figure 14. On-Resistance Variation with Temperature.




Figure 16. Transfer Characteristics.




Figure 13. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 15. On-Resistance Variation with Gate-to-Source Voltage.





Figure 17. Body Diode Forward Voltage Variation with Source Current and Temperature.

# Typical Characteristics: Q2 (P-Channel)







Figure 18. Gate Charge Characteristics.

Figure 19. Capacitance Characteristics.






Figure 20. Maximum Safe Operating Area.

Figure 21. Single Pulse Maximum Power Dissipation.





Figure 22. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.



**BOTTOM VIEW** 

# NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-229, VARIATION VCCC EXCEPT AS NOTED.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER

ASME Y14.5M, 1994

NON-JEDEC DUAL DAP

MLP06JrevC





### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ Auto-SPM™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL™

Current Transfer Logic™ DEUXPEED® Dual Cool™  $\mathsf{EcoSPARK}^{\circledR}$ EfficentMax™ ESBC™

Fairchild<sup>®</sup> Fairchild Semiconductor®

FACT Quiet Series™ **FACT** FAST® FastvCore™ FETBench™ FlashWriter® \*

F-PFS™ FRFET®

Global Power Resource<sup>SM</sup> Green FPS™

Green FPS™ e-Series™ Gmax<sup>TM</sup>

GTO™ IntelliMAXTM ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ Motion-SPM™ OptiHiT™ OPTOLOGIC®

PDP SPM™

OPTOPLANAR®

Power-SPM™ PowerTrench® PowerXS™

Programmable Active Droop™

QFET® OSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™

SMART START™ SPM<sup>®</sup> STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8

SupreMOS™ SyncFET™ Sync-Lock™

SYSTEM GENERAL The Power Franchise®

wer franchise TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TriFault Detect™ TRUECURRENT™\* uSerDes™

UHC® Ultra FRFET™ UniFET™ VCX<sup>TM</sup> VisualMax<sup>TM</sup> XS™

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS. SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

**LIFE SUPPORT POLICY**FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

### PRODUCT STATUS DEFINITIONS **Definition of Terms**

### **Product Status** Datasheet Identification Definition Datasheet contains the design specifications for product development. Specifications Advance Information Formative / In Design Datasheet contains preliminary data; supplementary data will be published at a later Preliminary First Production date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. Datasheet contains final specifications. Fairchild Semiconductor reserves the right to No Identification Needed **Full Production** make changes at any time without notice to improve the design. Datasheet contains specifications on a product that is discontinued by Fairchild Obsolete Not In Production Semiconductor. The datasheet is for reference information only.

Rev. 148