N-Channel Enhancement-Mode Vertical DMOS FETs

Features

▶ Free from secondary breakdown
▶ Low power drive requirement
▶ Ease of paralleling
▶ Low C_{ISS} and fast switching speeds
▶ Excellent thermal stability
▶ Integral source-drain diode
▶ High input impedance and high gain
▶ Complementary N- and P-Channel devices

Applications

▶ Motor controls
▶ Converters
▶ Amplifiers
▶ Switches
▶ Power supply circuits
▶ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

General Description

The Supertex 2N7008 is an enhancement-mode (normally-off) transistor that utilizes a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors, and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Ordering Information

Device	Package Option	BV_{DSS}/BV_{DGS} (V)	$R_{DS(ON)}$ (max) (Ω)	$I_{D(ON)}$ (min) (mA)
2N7008-G	TO-92	60	7.5	500

-G indicates package is RoHS compliant ('Green')

Absolute Maximum Ratings

| Parameter	Value
Drain-to-source voltage	BV_{DSS}
Drain-to-gate voltage	BV_{DGS}
Gate-to-source voltage	±30V
Operating and storage temperature	-55°C to +150°C
Soldering temperature*	+300°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

*   *Distance of 1.6mm from case for 10 seconds.*

Pin Configuration

SOURCE
DRAIN
GATE

TO-92

Product Marking

2N
7008
YYWW

YY = Year Sealed
WW = Week Sealed
_____ = "Green" Packaging

TO-92

Thermal Characteristics

Package	I_D (continuous)[†] (mA)	I_D (pulsed) (A)	Power Dissipation @T_C = 25°C (W)	θ_{jc} (°C/W)	θ_{ja} (°C/W)	I_{DR}[†] (mA)	I_{DRM} (A)
TO-92	230	1.3	1.0	125	170	230	1.3

Note:

† I_D (continuous) is limited by max rated T_j.

Electrical Characteristics *(T_A = 25°C unless otherwise specified)*

| Sym	Parameter	Min	Typ	Max	Units	Conditions
BV_{DSS}	Drain-to-source breakdown voltage	60	-	-	V	V_{GS} = 0V, I_D = -10µA
$V_{GS(th)}$	Gate threshold voltage	1.0	-	2.5	V	V_{GS} = V_{DS}, I_D = 250µA
I_{GSS}	Gate body leakage current	-	-	100	nA	V_{GS} = ±30V, V_{DS} = 0V
I_{DSS}	Zero gate voltage drain current	-	-	1.0	µA	V_{GS} = 0V, V_{DS} = 50V
		-	-	500	µA	V_{GS} = 0V, V_{DS} = 50V, T_A = 125°C
$I_{D(ON)}$	On-state drain current	500	-	-	mA	V_{GS} = 10V, V_{DS} ≥ 2.0$V_{DS(ON)}$
$R_{DS(ON)}$	Static drain-to-source on-state resistance	-	-	7.5	Ω	V_{GS} = 5.0V, I_D = 50mA
		-	-	7.5		V_{GS} = 10V, I_D = 500mA
G_{FS}	Forward transconductance	80	-	-	mmho	V_{DS} = 10V, I_D = 200mA
C_{ISS}	Input capacitance	-	-	50	pF	V_{GS} = 0V, V_{DS} = 25V, f = 1.0MHz
C_{OSS}	Common source output capacitance	-	-	25		
C_{RSS}	Reverse transfer capacitance	-	-	5.0		
$t_{(ON)}$	Turn-on time	-	-	20	ns	V_{DD} = 30V, I_D = 200mA, R_{GEN} = 25Ω
$t_{(OFF)}$	Turn-off time	-	-	20		
V_{SD}	Diode forward voltage drop	-	-	1.5	V	V_{GS} = 0V, I_{SD} = 150mA

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit

3-Lead TO-92 Package Outline (N3)

Front View

Side View

Bottom View

Symbol		A	b	c	D	E	E1	e	e1	L
Dimensions (inches)	MIN	.170	.014†	.014†	.175	.125	.080	.095	.045	.500
	NOM	-	-	-	-	-	-	-	-	-
	MAX	.210	.022†	.022†	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.
* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.
† This dimension is a non-JEDEC dimension.
Drawings not to scale.
Supertex Doc.#: *DSPD-3TO92N3, Version D080408.*

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc.
1235 Bordeaux Drive, Sunnyvale, CA 94089
Tel: 408-222-8888
www.supertex.com