

CMKDM8005

SURFACE MOUNT  
DUAL P-CHANNEL  
ENHANCEMENT-MODE  
SILICON MOSFETS



www.centrasemi.com

ULTRAmulti™



SOT-363 CASE

**DESCRIPTION:**

The CENTRAL SEMICONDUCTOR CMKDM8005 consists of Dual P-Channel Enhancement-mode silicon MOSFETs designed for high speed pulsed amplifier and driver applications. These MOSFETs offer Very Low  $r_{DS(ON)}$  and Low Threshold Voltage.

**MARKING CODE: C85M**

**FEATURES:**

- ESD Protection up to 2kV
- 350mW Power Dissipation
- Very Low  $r_{DS(ON)}$
- Low Threshold Voltage
- Logic Level Compatible
- Small, SOT-363 Surface Mount Package

**APPLICATIONS:**

- Load Switch / Level Shifting
- Battery Charging
- Boost Switch
- Electro-luminescent Backlighting

**MAXIMUM RATINGS:** ( $T_A=25^\circ\text{C}$ )

Drain-Source Voltage
Gate-Source Voltage
Continuous Drain Current (Steady State)
Continuous Source Current (Body Diode)
Maximum Pulsed Drain Current
Power Dissipation
Operating and Storage Junction Temperature
Thermal Resistance

SYMBOL		UNITS
$V_{DS}$	20	V
$V_{GS}$	8.0	V
$I_D$	650	mA
$I_S$	250	mA
$I_{DM}$	1.0	A
$P_D$	350	mW
$T_J, T_{stg}$	-65 to +150	$^\circ\text{C}$
$\Theta_{JA}$	357	$^\circ\text{C/W}$

**ELECTRICAL CHARACTERISTICS PER TRANSISTOR:** ( $T_A=25^\circ\text{C}$  unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
$I_{GSSF}, I_{GSSR}$	$V_{GS}=4.5V, V_{DS}=0$			10	$\mu\text{A}$
$I_{DSS}$	$V_{DS}=16V, V_{GS}=0$			100	nA
$BV_{DSS}$	$V_{GS}=0, I_D=250\mu\text{A}$	20			V
$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	0.5		1.0	V
$V_{SD}$	$V_{GS}=0, I_S=250\text{mA}$			1.1	V
$r_{DS(ON)}$	$V_{GS}=4.5V, I_D=350\text{mA}$		0.25	0.36	$\Omega$
$r_{DS(ON)}$	$V_{GS}=2.5V, I_D=300\text{mA}$		0.37	0.5	$\Omega$
$r_{DS(ON)}$	$V_{GS}=1.8V, I_D=150\text{mA}$			0.8	$\Omega$
$Q_{g(tot)}$	$V_{DS}=10V, V_{GS}=4.5V, I_D=200\text{mA}$		1.2		nC
$Q_{gs}$	$V_{DS}=10V, V_{GS}=4.5V, I_D=200\text{mA}$		0.24		nC
$Q_{gd}$	$V_{DS}=10V, V_{GS}=4.5V, I_D=200\text{mA}$		0.36		nC
$g_{FS}$	$V_{DS}=10V, I_D=200\text{mA}$	0.2			S

R2 (27-September 2011)

CMKDM8005


**SURFACE MOUNT  
DUAL P-CHANNEL  
ENHANCEMENT-MODE  
SILICON MOSFETS**




**ELECTRICAL CHARACTERISTICS PER TRANSISTOR - Continued:** ( $T_A=25^{\circ}\text{C}$  unless otherwise noted)

SYMBOL	TEST CONDITIONS	TYP	MAX	UNITS
$C_{rss}$	$V_{DS}=16\text{V}, V_{GS}=0, f=1.0\text{MHz}$	25		pF
$C_{iss}$	$V_{DS}=16\text{V}, V_{GS}=0, f=1.0\text{MHz}$	100		pF
$C_{oss}$	$V_{DS}=16\text{V}, V_{GS}=0, f=1.0\text{MHz}$	21		pF
$t_{on}$	$V_{DD}=10\text{V}, V_{GS}=4.5\text{V}, I_D=200\text{mA}, R_G=10\Omega$	38		ns
$t_{off}$	$V_{DD}=10\text{V}, V_{GS}=4.5\text{V}, I_D=200\text{mA}, R_G=10\Omega$	48		ns

**SOT-363 CASE - MECHANICAL OUTLINE**



**PIN CONFIGURATION**



**LEAD CODE:**

- 1) Source Q1
- 2) Gate Q1
- 3) Drain Q2
- 4) Source Q2
- 5) Gate Q2
- 6) Drain Q1

**MARKING CODE: C85M**

R2 (27-September 2011)