

RoHS


COMPLIANT

HALOGEN

FREE

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	60				
R _{DS(on)} (Ω)	V _{GS} = 5 V 0.20				
Q _g (Max.) (nC)	8.4				
Q _{gs} (nC)	3.5				
Q _{gd} (nC)	6.0				
Configuration	Single				



FEATURES

• Halogen-free According to IEC 61249-2-21 **Definition**



- Surface Mount (IRLZ14S, SiHLZ14S)
- Low-Profile Through-Hole (IRLZ14L, SiHLZ14L)
- 175 °C Operating Temperature
- Fast Switching
- Compliant to RoHS Directive 2002/95/EC

DESCRIPTION

Third generation Power MOSFETs from Vishay utilize advanced processing techniques to achieve extermely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that Power MOSFETs are well known for, provides the designer with an extremely efficient reliable device for use in a wide variety of applications.

The D²PAK is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and lowest possible on-resistance in any existing surface mount package. The D2PAK is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application.

The through-hole version (IRLZ44L, SiHLZ44L) is available for low-profile applications.

ORDERING INFORMATION					
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)	I ² PAK (TO-262)	
Lead (Pb)-free and Halogen-free	SiHLZ14S-GE3	SiHLZ14STRL-GE3a	SiHLZ14STRR-GE3a	-	
Lead (Pb)-free	IRLZ14SPbF	-	IRLZ14STRRPbFa	IRLZ14LPbF	
Lead (FB)-life	SiHLZ14S-E3	-	SiHLZ14STR-E3	SiHLZ14L-E3	

See device orientation.

ABSOLUTE MAXIMUM RATINGS (T _C = 25 °C, unless otherwise noted)						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltagee			V_{DS}	60	V	
Gate-Source Voltage			V_{GS}	± 10	7 v	
Continuous Drain Current	V _{GS} at 5 V	$T_{\rm C} = 25 ^{\circ}{\rm C}$ $T_{\rm C} = 100 ^{\circ}{\rm C}$	- I _D	10	А	
Continuous Drain Current	V _{GS} at 5 V	T _C = 100 °C		7.2		
Pulsed Drain Current ^{a, e}			I _{DM}	40		
Linear Derating Factor				0.29	W/°C	
Single Pulse Avalanche Energy ^{b, e}			E _{AS}	68	mJ	
$T_C = 25 ^{\circ}\text{C}$		25 °C	P _D	43	W	
Maximum Power Dissipation	T _A =	T _A = 25 °C		3.7	7 vv	
Peak Diode Recovery dV/dtc, e			dV/dt	4.5	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 175	- °C	
Soldering Recommendations (Peak Temperature) for 10 s			-	300 ^d]	

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. $V_{DD}=25$ V, starting T_J = 25 °C, L = 790 μ H, R_g = 25 Ω , I_{AS} = 10 A (see fig. 12). c. I_{SD} ≤ 10 A, dI/dt ≤ 90 A/ μ s, V_{DD} ≤ V_{DS}, T_J ≤ 175 °C. d. 1.6 mm from case.

- Uses IRLZ14, SiHLZ14 data and test conditions.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRLZ14S, IRLZ14L, SiHLZ14S, SiHLZ14L

Vishay Siliconix



THERMAL RESISTANCE RATINGS						
PARAMETER SYMBOL TYP. MAX. UNIT						
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	40	°C/W		
Maximum Junction-to-Case (Drain)	R_{thJC}	-	3.5			

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static								
Drain-Source Breakdown Voltage	V_{DS}	V _{GS}	$= 0, I_D = 250 \mu A$	60	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, I _D = 1 mA	-	0.07	-	V/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	· V _{GS} , I _D = 250 μA	1.0	-	2.0	V	
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 10 V	-	-	± 100	nA	
Zoro Coto Voltago Droin Current	1	V _{DS} :	= 60 V, V _{GS} = 0 V	-	-	25		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 48 \text{ V}$	V _{GS} = 0 V, T _J = 150 °C	-	-	250	μA	
Drain-Source On-State Resistance	Б	V _{GS} = 5 V	I _D = 6.0 A ^b	-	-	0.2		
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 4 V	I _D = 5.0 A ^b	-	-	0.28	Ω	
Forward Transconductance	9 _{fs}	V _{DS} :	= 25 V, I _D = 6.0 A	3.5	-	-	S	
Dynamic								
Input Capacitance	C _{iss}		$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$		400	-	pF	
Output Capacitance	C _{oss}]			170	-		
Reverse Transfer Capacitance	C _{rss}	f = 1.0 MHz, see fig. 5		-	42	-		
Total Gate Charge	Qg			-	-	8.4		
Gate-Source Charge	Q _{gs}	V _{GS} = 5 V	$V_{GS} = 5 \text{ V}$ $I_D = 10 \text{ A}, V_{DS} = 48 \text{ V},$ see fig. 6 and 13 ^b		-	3.5	nC	
Gate-Drain Charge	Q_{gd}		goo ng. o ana ro	-	-	6.0		
Turn-On Delay Time	t _{d(on)}	$V_{DD}=30$ V, $I_{D}=10$ A, $R_{g}=12$ Ω , $R_{D}=2.8$ Ω , see fig. 10^{b}		-	9.3	-	ns	
Rise Time	t _r			-	110	-		
Turn-Off Delay Time	t _{d(off)}			-	17	-		
Fall Time	t _f			-	26	-		
Internal Source Inductance	L _S	Between lead, and center of die contact		-	7.5	-	nH	
Drain-Source Body Diode Characteristic	es							
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	10	A	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	40		
Body Diode Voltage	V _{SD}	T _J = 25 °C, I _S = 10 A, V _{GS} = 0 V ^b		-	-	1.6	V	
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 10 A, dl/dt = 100 A/μs ^b		-	93	130	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			-	340	650	nC	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_I			1 - \			

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms





Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case








Fig. 12a - Unclamped Inductive Test Circuit

Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit







Fig. 14 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?90414.





TO-263AB (HIGH VOLTAGE)







	MILLIN	METERS	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.06	4.83	0.160	0.190
A1	0.00	0.25	0.000	0.010
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
С	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
D	8.38	9.65	0.330	0.380

	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
D1	6.86	-	0.270	-
Е	9.65	10.67	0.380	0.420
E1	6.22	-	0.245	ı
е	2.54 BSC		0.100 BSC	
Н	14.61	15.88	0.575	0.625
L	1.78	2.79	0.070	0.110
L1	-	1.65	ı	0.066
L2	-	1.78	-	0.070
L3	0.25 BSC		0.010	BSC
L4	4.78	5.28	0.188	0.208

ECN: S-82110-Rev. A, 15-Sep-08

DWG: 5970

Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.

Document Number: 91364 www.vishay.com Revision: 15-Sep-08





RECOMMENDED MINIMUM PADS FOR D²PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.