## FDMC86106LZ

N－Channel Power Trench ${ }^{\circledR}$ MOSFET
100 V， 7.5 A， $103 \mathrm{~m} \Omega$

## Features

－ $\operatorname{Max} \mathrm{r}_{\mathrm{DS}(o n)}=103 \mathrm{~m} \Omega$ at $\mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=3.3 \mathrm{~A}$
－ $\operatorname{Max} \mathrm{r}_{\mathrm{DS}(\mathrm{on})}=153 \mathrm{~m} \Omega$ at $\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=2.7 \mathrm{~A}$
－HBM ESD protection level＞ 3 KV typical（Note 4）
－100\％UIL Tested
－RoHS Compliant

## General Description

This N－Channel logic Level MOSFETs are produced using Fairchild Semiconductor＇s advanced Power Trench ${ }^{\circledR}$ process that has been special tailored to minimize the on－state resistance and yet maintain superior switching performance． G－S zener has been added to enhance ESD voltage level．

## Application

■ DC－DC Conversion


MOSFET Maximum Ratings $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted

| Symbol | Parameter |  |  | Ratings | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DS}}$ | Drain to Source Voltage |  |  | 100 | V |
| $\mathrm{V}_{G S}$ | Gate to Source Voltage |  |  | $\pm 20$ | V |
| ${ }_{\text {I }}$ | Drain Current－Continuous（Package limited） | $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ |  | 7.5 | A |
|  | －Continuous（Silicon limited） | $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ |  | 9.6 |  |
|  | －Continuous | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | （Note 1a） | 3.3 |  |
|  | －Pulsed |  |  | 15 |  |
| $\mathrm{E}_{\text {AS }}$ | Single Pulse Avalanche Energy |  | （Note 3） | 12 | mJ |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ |  | 19 | W |
|  | Power Dissipation | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | （Note 1a） | 2.3 |  |
| $\mathrm{T}_{\mathrm{J},}, \mathrm{T}_{\text {STG }}$ | Operating and Storage Junction Temperature Range |  |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## Thermal Characteristics

| $\mathrm{R}_{\theta \mathrm{JC}}$ | Thermal Resistance，Junction to Case | 6.5 |  |
| :--- | :--- | :---: | :---: |
| $\mathrm{R}_{\theta \mathrm{JA}}$ | Thermal Resistance，Junction to Ambient | （Note 1a） | 53 |

## Package Marking and Ordering Information

| Device Marking | Device | Package | Reel Size | Tape Width | Quantity |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FDMC86106Z | FDMC86106LZ | Power 33 | $13 "$ | 12 mm | 3000 units |

Electrical Characteristics $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ unless otherwise noted

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Off Characteristics |  |  |  |  |  |  |
| $B V_{\text {DSS }}$ | Drain to Source Breakdown Voltage | $\mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}$ | 100 |  |  | V |
| $\frac{\Delta \mathrm{BV}_{\mathrm{DSS}}}{\Delta \mathrm{~T}_{\mathrm{J}}}$ | Breakdown Voltage Temperature Coefficient | $\mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}$, referenced to $25^{\circ} \mathrm{C}$ |  | 73 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{l}_{\text {dss }}$ | Zero Gate Voltage Drain Current | $\mathrm{V}_{\mathrm{DS}}=80 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| IGSs | Gate to Source Leakage Current | $\mathrm{V}_{\mathrm{GS}}= \pm 20 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=0 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |

On Characteristics

| $\mathrm{V}_{\mathrm{GS} \text { (th) }}$ | Gate to Source Threshold Voltage | $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}, \mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}$ | 1.0 | 1.8 | 2.2 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\frac{\Delta \mathrm{V}_{\mathrm{GS}(\mathrm{th})}}{\Delta \mathrm{T}_{\mathrm{J}}}$ | Gate to Source Threshold Voltage Temperature Coefficient | $\mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}$, referenced to $25^{\circ} \mathrm{C}$ |  | -6 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| ${ }^{\text {d }}$ (on) | Static Drain to Source On Resistance | $\mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=3.3 \mathrm{~A}$ |  | 79 | 103 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=2.7 \mathrm{~A}$ |  | 105 | 153 |  |
|  |  | $\mathrm{V}_{G S}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=3.3 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ |  | 136 | 178 |  |
| $\mathrm{g}_{\mathrm{FS}}$ | Forward Transconductance | $\mathrm{V}_{\mathrm{DS}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=3.3 \mathrm{~A}$ |  | 11 |  | S |

## Dynamic Characteristics

| $\mathrm{C}_{\text {iss }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{DS}}=50 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}$ |  | 232 | 310 | pF |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {oss }}$ | Output Capacitance |  |  | 45 | 60 | pF |
| $\mathrm{C}_{\text {rss }}$ | Reverse Transfer Capacitance |  |  | 2.4 | 5 | pF |
| $\mathrm{R}_{\mathrm{g}}$ | Gate Resistance |  |  | 0.7 |  | $\Omega$ |

## Switching Characteristics

| $\mathrm{t}_{\text {d(on) }}$ | Turn-On Delay Time | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=50 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=3.3 \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{GS}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{GEN}}=6 \Omega \end{aligned}$ | 4.5 | 10 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time |  | 1.3 | 10 | ns |
| $\mathrm{t}_{\mathrm{d} \text { (off) }}$ | Turn-Off Delay Time |  | 10 | 20 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time |  | 1.4 | 10 | ns |
| $\mathrm{Q}_{\mathrm{g} \text { (TOT) }}$ | Total Gate Charge | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}$ to 10 V | 4 | 6 | nC |
| $\mathrm{Q}_{\mathrm{g} \text { (TOT) }}$ | Total Gate Charge | $\mathrm{V}_{\text {GS }}=0 \mathrm{~V}$ to $4.5 \mathrm{~V} \mathrm{I}_{\mathrm{D}}=3.3 \mathrm{~A}$ | 2 | 3 | nC |
| $\mathrm{Q}_{\text {gs }}$ | Total Gate Charge |  | 0.8 |  | nC |
| $\mathrm{Q}_{\mathrm{gd}}$ | Gate to Drain "Miller" Charge |  | 0.7 |  | nC |

## Drain-Source Diode Characteristics

| $\mathrm{V}_{\text {SD }}$ | Source to Drain Diode Forward Voltage | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=3.3 \mathrm{~A}$ | (Note 2) | 0.85 | 1.3 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{G S}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=2 \mathrm{~A}$ | (Note 2) | 0.82 | 1.2 |  |
| $\mathrm{t}_{\mathrm{rr}}$ | Reverse Recovery Time | $\mathrm{I}_{\mathrm{F}}=3.3 \mathrm{~A}, \mathrm{di} / \mathrm{dt}=100 \mathrm{~A} / \mu \mathrm{s}$ |  | 33 | 54 | ns |
| $\mathrm{Q}_{\mathrm{rr}}$ | Reverse Recovery Charge |  |  | 23 | 38 | nC |

## NOTES

1. $R_{\theta J A}$ is determined with the device mounted on a 1 in $^{2}$ pad 2 oz copper pad on a $1.5 \times 1.5$ in. board of FR-4 material. $R_{\theta J C}$ is guaranteed by design while $R_{\theta C A}$ is determined by the user's board design.

2. Pulse Test: Pulse Width < $300 \mu \mathrm{~s}$, Duty cycle $<2.0 \%$.
3. Starting $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C} ; \mathrm{N}$-ch: $\mathrm{L}=1.0 \mathrm{mH}, \mathrm{I}_{\mathrm{AS}}=5.0 \mathrm{~A}, \mathrm{~V}_{\mathrm{DD}}=90 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=10 \mathrm{~V}$.
4. The diode connected between gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

Typical Characteristics $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ unless otherwise noted


Figure 1. On Region Characteristics


Figure 3. Normalized On Resistance vs Junction Temperature


Figure 5. Transfer Characteristics


Figure2. Normalized On-Resistance vs Drain Current and Gate Voltage


Figure 4. On-Resistance vs Gate to Source Voltage


Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ unless otherwise noted


Figure 7. Gate Charge Characteristics


Figure9. UnclampedInductive Switching Capability


Figure11. MaximumContinuousDrain Current vs Case Temperature


Figure8. Capacitance vs Drain to Source Voltage


Figure 10. Gate Leakage Current vs Gate to Source Voltage


Figure 12. Forward Bias Safe Operating Area

## Typical Characteristics $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ unless otherwise noted



Figure 13. Single Pulse Maximum Power Dissipation


Figure 14. Junction-to-Ambient Transient Thermal Response Curve


## FAIRCHILD

SEMICONDUCTOR*

## TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

| AccuPower ${ }^{\text {TM }}$ | F-PFS ${ }^{\text {TM }}$ | PowerTrench ${ }^{\text {® }}$ | The Power Franchise ${ }^{\circledR}$ |
| :---: | :---: | :---: | :---: |
| Auto-SPM ${ }^{\text {™ }}$ | FRFET ${ }^{\circledR}$ | PowerXS ${ }^{\text {™ }}$ | The Right Technology for Your Success ${ }^{\text {™ }}$ |
| Build it Now $^{\text {™ }}$ | Global Power Resource ${ }^{\text {SM }}$ | Programmable Active Droop ${ }^{\text {TM }}$ | me ${ }^{\text {® }}$ |
| CorePLUS ${ }^{\text {™ }}$ | Green FPS ${ }^{\text {™ }}$ | QFET ${ }^{\text {® }}$ | p wer |
| CorePOWER ${ }^{\text {TM }}$ | Green FPS ${ }^{\text {™ }}$ e-Series ${ }^{\text {™ }}$ | QS ${ }^{\text {™ }}$ | franchise ${ }^{\text {din }}$ |
| CROSSVOLT ${ }^{\text {TM }}$ | Gmax ${ }^{\text {™ }}$ | Quiet Series ${ }^{\text {™ }}$ | Tiny ${ }^{\text {Tinjoost }}$ TM |
| CTL ${ }^{\text {TM }}$ | GTO ${ }^{\text {™ }}$ | RapidConfigure ${ }^{\text {TM }}$ |  |
| Current Transfer Logic ${ }^{\text {™ }}$ | IntelliMAX ${ }^{\text {TM }}$ | $)^{\text {TM }}$ | TinyCalc ${ }^{\top}$ TinyLogic ${ }^{\circledR}$ |
| DEUXPEED ${ }^{\text {® }}$ | ISOPLANAR ${ }^{\text {TM }}$ |  | TINYOPTOTM |
| Dual Cool ${ }^{\text {™ }}$ | MegaBuck ${ }^{\text {TM }}$ | Saving our world, $1 \mathrm{~mW} / \mathrm{W} / \mathrm{kW}$ at a time ${ }^{\text {TM }}$ | TinyPower ${ }^{\text {™ }}$ |
| EcoSPARK ${ }^{\text {® }}$ | MICROCOUPLER ${ }^{\text {TM }}$ | SignalWise ${ }^{\text {TM }}$ | TinyPWM ${ }^{\text {TM }}$ |
| EfficentMax ${ }^{\text {™ }}$ | MicroFET ${ }^{\text {TM }}$ | SmartMax ${ }^{\text {TM }}$ | TinyWire ${ }^{\text {TM }}$ |
| ESBC ${ }^{\text {™ }}$ | MicroPak ${ }^{\text {TM }}$ | SMART START ${ }^{\text {TM }}$ | TriFault Detect ${ }^{T M}$ |
| $5^{\circledR}$ | MicroPak2 ${ }^{\text {TM }}$ | SPM ${ }^{\text {® }}$ | Trifault Detect ${ }^{\text {TM }}$ |
| 5 | MillerDrive ${ }^{\text {TM }}$ | STEALTH ${ }^{\text {TM }}$ | $\mu \text { SerDes }^{\text {TM }}$ |
| Fairchild ${ }^{\text {® }}$ | MotionMax ${ }^{\text {TM }}$ | SuperFET ${ }^{\circledR}$ | M |
| Fairchild Semiconductor ${ }^{(®)}$ | Motion-SPM ${ }^{\text {TM }}$ | SuperSOT ${ }^{\text {TM }}$-3 | Sero |
| FACT Quiet Series ${ }^{\text {™ }}$ | OptiHiT ${ }^{\text {TM }}$ | SuperSOT ${ }^{\text {TM }}$-6 | $\mathrm{SerDes}^{\text {® }}$ |
| $\mathrm{FACT}^{\circledR}{ }^{\text {e }}$ | OPTOLOGIC ${ }^{\circledR}$ | SuperSOT ${ }^{\text {TM }}$ - 8 | UHC ${ }^{\circledR}$ |
| FAST ${ }^{\text {® }}$ | OPTOPLANAR ${ }^{\text {® }}$ | SupreMOS ${ }^{\text {® }}$ | Ultra FRFET ${ }^{\text {TM }}$ |
| FastvCore ${ }^{\text {TM }}$ |  | SyncFET ${ }^{\text {tm }}$ | UniFET ${ }^{\text {™ }}$ |
| FETBench ${ }^{\text {™ }}$ |  | Sync-Lock ${ }^{\text {TM }}$ | VCX ${ }^{\text {TM }}$ |
| FlashWriter ${ }^{\text {® }}$ * | PDP SPM ${ }^{\text {™ }}$ | - SYSTEM ${ }^{\circledR}{ }^{\text {* }}$ | Visualmax ${ }_{\text {X }}$ |
| FPS ${ }^{\text {TM }}$ | Power-SPM ${ }^{\text {™ }}$ | $\square \mathrm{GENERAL}$ |  |

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.
Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

## PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
| :--- | :--- | :--- |
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications <br> may change in any manner without notice. |
| Preliminary | First Production | Datasheet contains preliminary data; supplementary data will be published at a later <br> date. Fairchild Semiconductor reserves the right to make changes at any time without <br> notice to improve design. |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to <br> make changes at any time without notice to improve the design. |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild <br> Semiconductor. The datasheet is for reference information only. |

