




P-Channel 20-V (D-S) MOSFET

PRODU	PRODUCT SUMMARY					
V _{DS} (V)	$R_{DS(on)}(\Omega)$	I _D (A) ^a	Q _g (Typ.)			
- 20	0.052 at V _{GS} = - 4.5 V	- 8 ^e	8			
20	0.082 at $V_{GS} = -2.5 \text{ V}$	- 7.5	9			

PowerPAK® ChipFET Single



Ordering Information: Si5459DU-T1-GE3 (Lead (Pb)-free and Halogen-free)

FEATURES


- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET[®] Power MOSFET
- 100 % R_q Tested
- Compliant to RoHS Directive 2002/95/EC



ROHS COMPLIANT HALOGEN FREE

APPLICATIONS

- Load Switch
- HDD DC/DC



P-Channel MOSFET

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	- 20	V	
Gate-Source Voltage		V _{GS}	± 12	v
	T _C = 25 °C		- 8 ^e	
Continuous Drain Current (T _{.1} = 150 °C)	T _C = 70 °C		- 8 ^e	
Continuous Diam Current (1) = 150 °C)	T _A = 25 °C	l _D	- 6.7 ^{b, c}	
	T _A = 70 °C		- 5.3 ^{b, c}	Α
Pulsed Drain Current (10 µs Pulse Width)	I _{DM}	- 20		
Source-Drain Current Diode Current	T _C = 25 °C	1-	- 8 ^e	
Source-Diam Current Diode Current	T _A = 25 °C	ls =	- 2.9 ^{b, c}	
	T _C = 25 °C		10.9	
Maximum Dawar Dissination	T _C = 70 °C	D.	7	w
Maximum Power Dissipation	T _A = 25 °C	P _D	3.5 ^{b, c}	VV
	T _A = 70 °C		2.2 ^{b, c}	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 50 to 150	°C
Soldering Recommendations (Peak Temperature) ^{d, e}			260	

THERMAL RESISTANCE RATINGS	3				
			Lir	mit	
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^{b, d}	t ≤ 10 s	R _{thJA}	30	36	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	9.5	11.5	C/VV

Notes

- a. Based on T_C = 25 °C.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. Maximum under Steady State conditions is 72 °C/W.
- e. Package Limited.
- d. See Solder Profile (www.vishay.com/ppg?73257). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

Si5459DU

Vishay Siliconix



Parameter	Symbol Test Conditions			Typ. ^a	Max.	Unit
Static			•			
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	- 20			V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = - 250 μA		- 19		m\//°C
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$			3.1		mV/°C
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	- 0.6		- 1.4	V
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$			- 100	nA
Zoro Coto Voltago Drain Current	lana	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$			- 1	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 \text{ °C}$			- 10	μΑ
On-State Drain Current ^b	I _{D(on)}	$V_{DS} = \le -5 \text{ V}, V_{GS} = -10 \text{ V}$	- 20			Α
Durin Course Co Otata Basistan ah	B	$V_{GS} = -4.5 \text{ V}, I_D = -6.7 \text{ A}$		0.043	0.052	0
Drain-Source On-State Resistance ^D	R _{DS(on)}	V _{GS} = - 2.5 V, I _D = - 1 A		0.068	0.082	Ω
Forward Transconductance ^b	9 _{fs}	V _{DS} = - 10 V, I _D = - 6.7 A		11		S
Dynamic ^a						
Input Capacitance	C _{iss}			665		
Output Capacitance	C _{oss}	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		140		pF
Reverse Transfer Capacitance	C _{rss}			115		
Total Cata Charge	Q_g $V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -6.7 \text{ A}$ 17 26					
Total Gate Charge	\mathbf{Q}_{g}			8	12	20
Gate-Source Charge	Q _{gs}	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = -6.7 \text{ A}$		2		nC
Gate-Drain Charge	Q _{gd}			3		
Gate Resistance	R _g	f = 1 MHz	1.2	6	12	Ω
Turn-On Delay Time	t _{d(on)}			6	12	
Rise Time	t _r	V_{DD} = - 10 V, R_L = 1.9 Ω		15	23	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong -5.3 \text{ A}, V_{GEN} = -10 \text{ V}, R_g = 1 \Omega$		26	39	
Fall Time	t _f			9	18	
Turn-On Delay Time	t _{d(on)}			21	32	ns
Rise Time	t _r	V_{DD} = - 10 V, R_L = 1.9 Ω		50	75	
Turn-Off Delay Time	t _{d(off)}	$I_{D} \cong -5.3 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_{g} = 1 \Omega$		29	44	
Fall Time	t _f			13	20	
Drain-Source Body Diode Characteris	tics					
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			- 8	۸
Pulse Diode Forward Current ^a	I _{SM}				- 20	_ A
Body Diode Voltage	V _{SD}	I _S = - 5.3 A		- 0.77	- 1.2	V
Body Diode Reverse Recovery Time	t _{rr}			30	45	ns
Body Diode Reverse Recovery Charge	Q _{rr}	L_ 52 A dl/dt = 100 A/vo T = 25 °C		17	26	nC
Reverse Recovery Fall Time	t _a	$I_F = -5.3 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 °\text{C}$		16		
Reverse Recovery Rise Time	t _b			14		ns

Notes:


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %.




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





 $V_{\mbox{\footnotesize DS}}$ - Drain-to-Source Voltage (V)






On-Resistance vs. Drain Current and Gate Voltage






V_{GS} - Gate-to-Source Voltage (V)

Transfer Characteristics



V_{DS} - Drain-to-Source Voltage (V)

Capacitance



On-Resistance vs. Junction Temperature


V_{GS} - Gate-to-Source Voltage (V)

Si5459DU


Vishay Siliconix

VISHAY.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage




0.15 $I_D = -6.7 \text{ A}$ 0.12 R_{DS(on)} - On-Resistance (\Omega) 0.09 T_J = 125 °C 0.06 0.03 T_J = 25 °C 0.00 2.0 2.5 3.0 3.5 4.0 5.0 4.5 V_{GS} - Gate-to-Source Voltage (V)

On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power, Junction-to-Ambient






TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




T_C - Case Temperature (°C)

Current Derating*







Power Derating, Junction-to-Ambient


^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit

Si5459DU


Vishay Siliconix

VISHAY.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?65017.





PowerPAK® ChipFET® SINGLE PAD











Backside view of single pad

DIM.	MILLIMETERS			INCHES			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.85	0.028	0.030	0.033	
A ₁	0	-	0.05	0	-	0.002	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.92	3.00	3.08	0.115	0.118	0.121	
D ₂	1.75	1.87	2.00	0.069	0.074	0.079	
D ₃	0.20	0.25	0.30	0.008	0.010	0.012	
E	1.82	1.90	1.98	0.072	0.075	0.078	
E ₂	1.38	1.50	1.63	0.054	0.059	0.064	
E ₃	0.45	0.50	0.55	0.018	0.020	0.022	
е	0.65 BSC			0.026 BSC			
Н	0.15	0.20	0.25	0.006	0.008	0.010	
K	0.25	-	-	0.010	-	-	
K ₁	0.30	-	-	0.012	-	-	
L	0.30	0.35	0.40	0.012	0.014	0.016	


Document Number: 73203 www.vishay.com 19-Jul-10


Package Information


Vishay Siliconix





PowerPAK® ChipFET® DUAL PAD











Backside view of dual pad


DIM.	MILLIMETERS			INCHES			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.85	0.028	0.030	0.033	
A ₁	0	-	0.05	0	-	0.002	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.92	3.00	3.08	0.115	0.118	0.121	
D ₂	1.07	1.20	1.32	0.042	0.047	0.052	
E	1.82	1.90	1.98	0.072	0.075	0.078	
E ₂	0.92	1.05	1.17	0.036	0.041	0.046	
е		0.65 BSC			0.026 BSC		
Н	0.15	0.20	0.25	0.006	0.008	0.010	
K	0.20	-	-	0.008	-	-	
K ₁	0.20	-	-	0.008	-	-	
ı	0.30	0.35	0.40	0.012	0.014	0.016	

www.vishay.com Document Number: 73203 2 19-Jul-10

DWG: 5940



RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Single



Recommended Minimum Pads Dimensions in mm/(Inches)

Return to Index

APPLICATION NOTE



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000