eGaN® FET DATASHEET EPC2007

EPC2007 – Enhancement Mode Power Transistor

 V_{DSS} , 100 V $R_{DS(ON)}$, $30 \, m\Omega$ I_D , 6A










Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 55 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low R_{DS(ON)}, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.





EPC2007 eGaN® FETs are supplied only in passivated die form with solder bumps

Applications

- High Speed DC-DC conversion
- · Class D Audio
- Hard Switched and High Frequency Circuits

Benefits

- · Ultra High Efficiency
- Ultra Low R_{DS(on)}
- Ultra low Q_G
- · Ultra small footprint

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT		
Static Character	Static Characteristics (T _J = 25°C unless otherwise stated)							
BV_{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, } I_D = 75 \mu\text{A}$	100			V		
I _{DSS}	Drain Source Leakage	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$		20	60	μΑ		
,	Gate-Source Forward Leakage	$V_{GS} = 5 \text{ V}$		0.25	2	- mA		
I _{GSS}	Gate-Source Reverse Leakage	$V_{GS} = -5 \text{ V}$		0.1	0.5			
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_{D} = 1.2 \text{ mA}$	0.7	1.4	2.5	V		
R _{DS(ON)}	Drain-Source On Resistance	$V_{GS} = 5 \text{ V, } I_{D} = 6 \text{ A}$		24	30	m $Ω$		
Source-Drain Ch	Source-Drain Characteristics (T _J = 25°C unless otherwise stated)							
V	Source-Drain Forward Voltage	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}, T = 25^{\circ}\text{C}$		1.77		V		
V_{SD}	30urce-Drain Forward Voitage	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}, T = 125^{\circ}\text{C}$		1.82		V		


All measurements were done with substrate shorted to source.


Thermal Characteristics				
		TYP		
$R_{ heta$ JC	Thermal Resistance, Junction to Case	6.5	°C/W	
$R_{ heta JB}$	Thermal Resistance, Junction to Board	32	°C/W	
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 1)	80	°C/W	


Note 1: R_{8]A} is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details. eGaN® FET DATASHEET EPC2007


	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
Dynamic Char	Dynamic Characteristics (T _j = 25°C unless otherwise stated)						
C_{ISS}	Input Capacitance			205	240		
Coss	Output Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		118	140	рF	
C_{RSS}	Reverse Transfer Capacitance			6.6	8.2		
Q_G	Total Gate Charge (V _{GS} = 5 V)	$V_{DS} = 50 \text{ V}, V_{GS} = 5 \text{ V}$		2.1	2.8		
Q_{GD}	Gate-to-drain Charge			0.61	1.2		
Q_{GS}	Gate-to Source Charge	$V_{DS} = 50 \text{ V}, I_{D} = 6 \text{ A}$		0.52	0.70	nC	
Q _{oss}	Output Charge			10.2	15.3		
Q_{RR}	Source-Drain Recovery Charge			0			

All measurements were done with substrate shorted to source.














eGaN® FET DATASHEET EPC2007















PAGE 3

eGaN® FET DATASHEET EPC2007


Figure 11: Transient Thermal Response Curve

Normalized Maximum Transient Thermal Impedance



t_p, Rectangular Pulse Duration, seconds

TAPE AND REEL CONFIGURATION




	EPC2007 (note 1)			
Dimension (mm)	target	min	max	
a	8.00	7.90	8.30	
b	1.75	1.65	1.85	
c (see note)	3.50	3.45	3.55	
d	4.00	3.90	4.10	
e	4.00	3.90	4.10	
f (see note)	2.00	1.95	2.05	
g	1.5	1.5	1.6	

Die is placed into pocket solder bar side down (face side down)

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

DIE MARKINGS




Part Number		Laser Markings	
	Part # Marking Line 1	Lot_Date Code Marking line 2	Lot_Date Code Marking Line 3
EPC2007	2007	YYYY	ZZZZ

EPC2007 eGaN® FET DATASHEET


DIE OUTLINE

Solder Bar View



DIM		MICROMETER	S
DIM	MIN	Nominal	MAX
A	1672	1702	1732
В	1057	1087	1117
c	834	837	840
d	327	330	333
e	235	250	265
f	195	200	205
g	400	400	400


Side View




RECOMMENDED LAND PATTERN

(measurements in μ m)

The land pattern is solder mask defined Solder mask is 10um smaller per side than bump





Pad no. 1 is Gate Pad no. 2 is Substrate

Pad no. 3 and 5 are Drain

Pad no. 4 is Source

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

Information subject to change without notice. Revised September, 2011