

STFW6N120K3 STP6N120K3, STW6N120K3

N-channel 1200 V, 1.95 Ω 6 A, TO-3PF, TO-220, TO-247 Zener-protected SuperMESH3TM Power MOSFET

Features

Туре	V _{DSS}	R _{DS(on)} max	I _D	Pw
STFW6N120K3	1200 V	< 2.4 Ω	6 A	63
STP6N120K3	1200 V	< 2.4 Ω	6 A	150 W
STW6N120K3	1200 V	< 2.4 Ω	6 A	150 W

- 100% avalanche tested
- Extremely large avalanche performance
- Gate charge minimized
- Very low intrinsic capacitances
- Zener-protected

Application

Switching applications

Description

These devices are an N-channel SuperMESH™ Power MOSFET obtained through optimization of ST's well-established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special attention has been taken to ensure a very good dynamic performance coupled with a very large avalanche capability for the most demanding application.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Package	Packaging
STFW6N120K3		TO-3PF	
STP6N120K3	6N120K3	TO-220	Tube
STW6N120K3		TO-247	

August 2010 Doc ID 15572 Rev 2 1/15

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
3	Test circuits	6
4	Package mechanical data	7
5	Revision history	11

1 Electrical ratings

Table 2. Absolute maximum ratings

Cumbal	Dovometov		Unit		
Symbol	Parameter	TO-3PF	TO-220	TO-247	Offic
V_{GS}	Gate- source voltage		30		V
I _D	Drain current (continuous) at T _C = 25 °C		6		Α
I _D	Drain current (continuous) at T _C = 100 °C		3.8		Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	20			Α
P _{TOT}	Power dissipation at T _C = 25 °C	63 150 150		W	
I _{AR}	Max current during repetitive or single pulse avalanche (pulse width limited by T _{JMAX})	7			Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	180			mJ
V _{ESD(G-S)}	G-S ESD (HBM-C = 100 pF, R = 1.5 k Ω)	6000		V	
V _{ISO}	Insulation withstand voltage (AC)	3500		V	
T _{stg}	Storage temperature	55 to 150		°C	
T _J	Operating junction temperature	-55 to 150		J	

^{1.} Pulse width limited by safe operating area

Table 3. Thermal data

Symbol	Parameter		TO-220	TO-247	Unit
R _{thj-case}	Thermal resistance junction-case		0.83		°C/W
R _{thj-pcb}	Thermal resistance junction to pcb minimum footprint		-	-	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max	50	62.5	50	°C/W
T _J	Maximum lead temperature for soldering purpose	300		°C	

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4. On / off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0	1200	-	-	V
I _{DSS}		V_{DS} = Max rating V_{DS} = Max rating, T_J = 125 °C	-	-	1 50	μ Α μ Α
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0$	-	-	± 10	μА
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 2.5 \text{ A}$	-	1.95	2.4	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0	-	1050 90 1	-	pF pF pF
C _{o(tr)} (1)	Equivalent capacitance time related	$V_{GS} = 0$, $V_{DS} = 0$ to 960 V	-	40	-	pF
C _{o(er)} (2)	Equivalent capacitance energy related	$V_{GS} = 0$, $V_{DS} = 0$ to 960 V	-	25	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	3	-	Ω
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 960 \text{ V}, I_{D} = 7.2 \text{ A},$ $V_{GS} = 10 \text{ V}$ (see <i>Figure 20</i>)	-	34 7 23	-	nC nC nC

^{1.} C_{oss} eq. time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

^{2.} C_{oss} eq. energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times on/off

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
t _{d(on)} t _r t _{d(off)} t _f	Turn-on delay time Rise time Turn-off-delay time Fall time	$V_{DD} = 600 \text{ V}, I_{D} = 3.6 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 19</i>)	-	30 12 58 32	-	ns ns ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current Source-drain current (pulsed)		-	-	6 20	A A
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 5 A, V_{GS} = 0$	-	1	1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I_{SD} = 7.2 A, di/dt = 100 A/µs V_{DD} = 60 V T _J = 25 °C (see Figure 24)	-	580 7 25	-	ns μC A
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I_{SD} = 7.2 A, di/dt = 100 A/µs V_{DD} = 60 V, T_{J} = 150 °C (see <i>Figure 24</i>)	-	840 9 22	-	ns μC A

^{1.} Pulse width limited by safe operating area.

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-source breakdown voltage	I _{GS} = ± 1 mA (open drain)	30	1	ı	V


The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

^{2.} Pulsed: Pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-3PF Fig

Figure 3. Thermal impedance for TO-3PF







Figure 4. Safe operating area for TO-220

Figure 5. Thermal impedance for TO-220








Figure 6. Safe operating area for TO-247

Figure 7. Thermal impedance for TO-247





6/15 Doc ID 15572 Rev 2

Figure 8. Output characteristics




Figure 9. Transfer characteristics




Figure 10. Normalized BV_{DSS} vs temperature




Figure 11. Static drain-source on resistance




Figure 12. Output capacitance stored energy





Figure 13. Capacitance variations



477

Figure 14. Gate charge vs gate-source voltage Figure 15. Normalized on resistance vs temperature




Figure 16. Normalized gate threshold voltage Figure 17. Maximum avalanche energy vs vs temperature temperature





Figure 18. Source-drain diode forward characteristics



8/15 Doc ID 15572 Rev 2

3 Test circuits

Figure 19. Switching times test circuit for resistive load

Figure 20. Gate charge test circuit




Figure 21. Test circuit for inductive load switching and diode recovery times

Figure 22. Unclamped inductive load test circuit





Figure 23. Unclamped inductive waveform

Figure 24. Switching time waveform




4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

10/15 Doc ID 15572 Rev 2


TO-220 type A mechanical data

Dim	mm			
bim	Min	Тур	Max	
A	4.40		4.60	
b	0.61		0.88	
b1	1.14		1.70	
С	0.48		0.70	
D	15.25		15.75	
D1		1.27		
E	10		10.40	
е	2.40		2.70	
e1	4.95		5.15	
F	1.23		1.32	
H1	6.20		6.60	
J1	2.40		2.72	
L	13		14	
L1	3.50		3.93	
L20		16.40		
L30		28.90		
ØP	3.75		3.85	
Q	2.65		2.95	




TO-3PF mechanical data

DIM.		mm.	
DIW.	min.	typ	max.
Α	5.30		5.70
С	2.80		3.20
D	3.10		3.50
D1	1.80		2.20
Е	0.80		1.10
F	0.65		0.95
F2	1.80		2.20
G	10.30		11.50
G1		5.45	
Н	15.30		15.70
L	9.80	10	10.20
L2	22.80		23.20
L3	26.30		26.70
L4	43.20		44.40
L5	4.30		4.70
L6	24.30		24.70
L7	14.60		15
N	1.80		2.20
R	3.80		4.20
Dia	3.40		3.80



TO-247 mechanical data

Dim.	mm.		
DIIII.	Min.	Тур	Max .
Α	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
E	15.45		15.75
е		5.45	
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
øΡ	3.55		3.65
øR	4.50		5.50
S		5.50	



5 Revision history

Table 9. Document revision history

Date	Revision	Changes
15-Apr-2009	1	First release.
02-Aug-2010	2	Document status promoted from preliminary data to datasheet. Inserted Section 2.1: Electrical characteristics (curves).

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

