42V PowerNet

# BUK95/9610-100B

TrenchMOS™ logic level FET

Rev. 02 — 8 October 2002 Product data

## 1. Product profile

### 1.1 Description

N-channel enhancement mode field-effect power transistor in a plastic package using Philips High-Performance Automotive TrenchMOS™ technology.

Product availability:

BUK9510-100B in SOT78 (TO-220AB)

BUK9610-100B in SOT404 ($D^2$-PAK).

### 1.2 Features

- Very low on-state resistance
- 175 °C rated
- Q101 compliant
- Logic level compatible.

### 1.3 Applications

- Automotive systems
- Motors, lamps and solenoids
- 12 V, 24 V, and 42 V loads
- General purpose power switching.

### 1.4 Quick reference data

- $E_{DS(AL)S} \leq 629$ mJ
- $I_D \leq 75$ A
- $R_{DSon} = 8.6$ mΩ (typ)
- $P_{tot} \leq 300$ W.

## 2. Pinning information

**Table 1: Pinning - SOT78 and SOT404 simplified outlines and symbol**

| Pin | Description | Simplified outline | Symbol |
|---|---|---|---|
| 1 | gate (g) | | |
| 2 | drain (d) [1] | | |
| 3 | source (s) | | |
| mb | mounting base, connected to drain (d) | | |




SOT78 (TO-220AB)




SOT404 ($D^2$-PAK)




[1] It is not possible to make connection to pin 2 of the SOT404 package.

PHILIPS

## 3. Limiting values

**Table 2: Limiting values**

*In accordance with the Absolute Maximum Rating System (IEC 60134).*

| Symbol | Parameter | Conditions | | Min | Max | Unit |
|---|---|---|---|---|---|---|
| $V_{DS}$ | drain-source voltage (DC) | | | - | 100 | V |
| $V_{DGR}$ | drain-gate voltage (DC) | $R_{GS}$ = 20 kΩ | | - | 100 | V |
| $V_{GS}$ | gate-source voltage (DC) | | | - | ±15 | V |
| $I_D$ | drain current (DC) | $T_{mb}$ = 25 °C; $V_{GS}$ = 5 V; Figure 2 and 3 | [1] | - | 110 | A |
| | | | [2] | - | 75 | A |
| | | $T_{mb}$ = 100 °C; $V_{GS}$ = 5 V; Figure 2 | [2] | - | 75 | A |
| $I_{DM}$ | peak drain current | $T_{mb}$ = 25 °C; pulsed; $t_p \leq 10$ µs; Figure 3 | | - | 438 | A |
| $P_{tot}$ | total power dissipation | $T_{mb}$ = 25 °C; Figure 1 | | - | 300 | W |
| $T_{stg}$ | storage temperature | | | –55 | +175 | °C |
| $T_j$ | junction temperature | | | –55 | +175 | °C |
| **Source-drain diode** | | | | | | |
| $I_{DR}$ | reverse drain current (DC) | $T_{mb}$ = 25 °C | [1] | - | 110 | A |
| | | | [2] | - | 75 | A |
| $I_{DRM}$ | peak reverse drain current | $T_{mb}$ = 25 °C; pulsed; $t_p \leq 10$ µs | | - | 438 | A |
| **Avalanche ruggedness** | | | | | | |
| $E_{DS(AL)S}$ | non-repetitive drain-source avalanche energy | unclamped inductive load; $I_D$ = 75 A; $V_{DS} \leq 100$ V; $V_{GS}$ = 5 V; $R_{GS}$ = 50 Ω; starting $T_{mb}$ = 25 °C | | - | 629 | mJ |

[1] Current is limited by power dissipation chip rating

[2] Continuous current is limited by package




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

**Fig 1. Normalized total power dissipation as a function of mounting base temperature.**




$V_{GS} \geq 5$ V

**Fig 2. Continuous drain current as a function of mounting base temperature.**




$T_{mb}$ = 25 °C; $I_{DM}$ single pulse.

**Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.**

# 4. Thermal characteristics

**Table 3: Thermal characteristics**

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $R_{th(j-mb)}$ | thermal resistance from junction to mounting base | Figure 4 | - | - | 0.5 | K/W |
| $R_{th(j-a)}$ | thermal resistance from junction to ambient | | | | | |
| | SOT78 | vertical in still air | - | 60 | - | K/W |
| | SOT404 | mounted on a printed circuit board; minimum footprint | - | 50 | - | K/W |

## 4.1 Transient thermal impedance




**Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration.**

## 5. Characteristics

**Table 4: Characteristics**

*$T_j$ = 25 °C unless otherwise specified.*

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| **Static characteristics** | | | | | | |
| $V_{(BR)DSS}$ | drain-source breakdown voltage | $I_D$ = 0.25 mA; $V_{GS}$ = 0 V | | | | |
| | | $T_j$ = 25 °C | 100 | - | - | V |
| | | $T_j$ = –55 °C | 89 | - | - | V |
| $V_{GS(th)}$ | gate-source threshold voltage | $I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$; Figure 9 | | | | |
| | | $T_j$ = 25 °C | 1.1 | 1.5 | 2 | V |
| | | $T_j$ = 175 °C | 0.5 | - | - | V |
| | | $T_j$ = –55 °C | - | - | 2.3 | V |
| $I_{DSS}$ | drain-source leakage current | $V_{DS}$ = 100 V; $V_{GS}$ = 0 V | | | | |
| | | $T_j$ = 25 °C | - | 0.02 | 1 | µA |
| | | $T_j$ = 175 °C | - | - | 500 | µA |
| $I_{GSS}$ | gate-source leakage current | $V_{GS}$ = ±15 V; $V_{DS}$ = 0 V | - | 2 | 100 | nA |
| $R_{DSon}$ | drain-source on-state resistance | $V_{GS}$ = 5 V; $I_D$ = 25 A; Figure 7 and 8 | | | | |
| | | $T_j$ = 25 °C | - | 8.6 | 10 | mΩ |
| | | $T_j$ = 175 °C | - | - | 25 | mΩ |
| | | $V_{GS}$ = 4.5 V; $I_D$ = 25 A | - | - | 11 | mΩ |
| | | $V_{GS}$ = 10 V; $I_D$ = 25 A | - | 8.3 | 9.7 | mΩ |
| **Dynamic characteristics** | | | | | | |
| $Q_{g(tot)}$ | total gate charge | $V_{GS}$ = 5 V; $V_{DD}$ = 80 V; $I_D$ = 25 A; Figure 14 | - | 86 | - | nC |
| $Q_{gs}$ | gate-to-source charge | | - | 16 | - | nC |
| $Q_{gd}$ | gate-to-drain (Miller) charge | | - | 32 | - | nC |
| $C_{iss}$ | input capacitance | $V_{GS}$ = 0 V; $V_{DS}$ = 25 V; f = 1 MHz; Figure 12 | - | 8284 | 11045 | pF |
| $C_{oss}$ | output capacitance | | - | 676 | 811 | pF |
| $C_{rss}$ | reverse transfer capacitance | | - | 237 | 325 | pF |
| $t_{d(on)}$ | turn-on delay time | $V_{DD}$ = 30 V; $R_L$ = 1.2 Ω; $V_{GS}$ = 5 V; $R_G$ = 10 Ω | - | 60 | - | ns |
| $t_r$ | rise time | | - | 110 | - | ns |
| $t_{d(off)}$ | turn-off delay time | | - | 250 | - | ns |
| $t_f$ | fall time | | - | 94 | - | ns |
| $L_d$ | internal drain inductance | from drain lead 6 mm from package to center of die | - | 4.5 | - | nH |
| | | from contact screw on mounting base to center of die SOT78 | - | 3.5 | - | nH |
| | | from upper edge of drain mounting base to center of die SOT404 | - | 2.5 | - | nH |
| $L_s$ | internal source inductance | from source lead to source bond pad | - | 7.5 | - | nH |

**Table 4: Characteristics**…*continued*

*$T_j$ = 25 °C unless otherwise specified.*

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| **Source-drain diode** | | | | | | |
| $V_{SD}$ | source-drain (diode forward) voltage | $I_S$ = 40 A; $V_{GS}$ = 0 V; Figure 15 | - | 0.85 | 1.2 | V |
| $t_{rr}$ | reverse recovery time | $I_S$ = 20 A; $dI_S/dt$ = −100 A/µs $V_{GS}$ = −10 V; $V_{DS}$ = 30 V | - | 78 | - | ns |
| $Q_r$ | recovered charge | | - | 268 | - | nC |




$T_j$ = 25 °C; $t_p$ = 300 µs

**Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values.**




$T_j$ = 25 °C; $I_D$ = 25 A

**Fig 6. Drain-source on-state resistance as a function of gate-source voltage; typical values.**




$T_j$ = 25 °C

**Fig 7. Drain-source on-state resistance as a function of drain current; typical values.**




$$a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$$

**Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature.**




$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$

**Fig 9. Gate-source threshold voltage as a function of junction temperature.**




$T_j$ = 25 °C; $V_{DS}$ = $V_{GS}$

**Fig 10. Sub-threshold drain current as a function of gate-source voltage.**




$T_j$ = 25 °C; $V_{DS}$ = 25 V

**Fig 11. Forward transconductance as a function of drain current; typical values.**




$V_{GS}$ = 0 V; f = 1 MHz

**Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.**




$V_{DS}$ = 25 V

**Fig 13. Transfer characteristics: drain current as a function of gate-source voltage; typical values.**




$T_j$ = 25 °C; $I_D$ = 25 A

**Fig 14. Gate-source voltage as a function of turn-on gate charge; typical values.**




$V_{GS}$ = 0 V

**Fig 15. Reverse diode current as a function of reverse diode voltage; typical values.**

## 6. Package outline

**Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB** **SOT78**




**DIMENSIONS (mm are the original dimensions)**

| UNIT | A | $A_1$ | b | $b_1$ | c | D | $D_1$ | E | e | L | $L_1$(1) | $L_2$ max. | p | q | Q |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| mm | 4.5<br>4.1 | 1.39<br>1.27 | 0.9<br>0.7 | 1.3<br>1.0 | 0.7<br>0.4 | 15.8<br>15.2 | 6.4<br>5.9 | 10.3<br>9.7 | 2.54 | 15.0<br>13.5 | 3.30<br>2.79 | 3.0 | 3.8<br>3.6 | 3.0<br>2.7 | 2.6<br>2.2 |

**Note**

1. Terminals in this zone are not tinned.

| OUTLINE VERSION | REFERENCES | | | | EUROPEAN PROJECTION | ISSUE DATE |
|---|---|---|---|---|---|---|
| | IEC | JEDEC | EIAJ | | | |
| SOT78 | | 3-lead TO-220AB | SC-46 | | | ~~00-09-07~~<br>01-02-16 |

**Fig 16. SOT78 (TO-220AB).**

**Plastic single-ended surface mounted package (Philips version of D²-PAK); 3 leads (one lead cropped)** **SOT404**




**DIMENSIONS (mm are the original dimensions)**

| UNIT | A | $A_1$ | b | c | D max. | $D_1$ | E | e | $L_p$ | $H_D$ | Q |
|---|---|---|---|---|---|---|---|---|---|---|---|
| mm | 4.50<br>4.10 | 1.40<br>1.27 | 0.85<br>0.60 | 0.64<br>0.46 | 11 | 1.60<br>1.20 | 10.30<br>9.70 | 2.54 | 2.90<br>2.10 | 15.80<br>14.80 | 2.60<br>2.20 |

| OUTLINE VERSION | REFERENCES | | | | EUROPEAN PROJECTION | ISSUE DATE |
|---|---|---|---|---|---|---|
| | IEC | JEDEC | EIAJ | | | |
| SOT404 | | | | | | ~~99-06-25~~<br>01-02-12 |

**Fig 17. SOT404 (D²-PAK)**

# 7. Soldering




Dimensions in mm.

**Fig 18. Reflow soldering footprint for SOT404.**

## 8. Revision history

**Table 5: Revision history**

| Rev | Date | CPCN | Description |
|---|---|---|---|
| 02 | 20021008 | - | **Product data (9397 750 10282)**<br>Modifications:<br>• Description in Section 1 changed from:<br>N-channel enhancement mode field-effect power transistor in a plastic package using generation three TrenchMOS™ technology, featuring very low on-state resistance.<br>to:<br>N-channel enhancement mode field-effect power transistor in a plastic package using Philips High-Performance Automotive TrenchMOS™ technology. |
| 01 | 20020409 | - | **Product data (9397 750 09497)** |

## 9. Data sheet status

| Level | Data sheet status[1] | Product status[2][3] | Definition |
|---|---|---|---|
| I | Objective data | Development | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. |
| II | Preliminary data | Qualification | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. |
| III | Product data | Production | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## 10. Definitions

**Short-form specification —** The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition —** Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information —** Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 11. Disclaimers

**Life support —** These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes —** Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 12. Trademarks

**TrenchMOS —** is a trademark of Koninklijke Philips Electronics N.V.

## Contact information

For additional information, please visit **http://www.semiconductors.philips.com**.
For sales office addresses, send e-mail to: **sales.addresses@www.semiconductors.philips.com**.

**Fax: +31 40 27 24825**

# Contents





**Date of release: 8 October 2002** **Document order number: 9397 750 10282**