



- ▼ Simple Drive Requirement
- ▼ Fast Switching Performance
- ▼ Two Independent Device
- ▼ Halogen Free & RoHS Compliant Product

Description

Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, ultra low on-resistance and cost-effectiveness.

SDPAK™ used APEC innovated package and provides two independent device that is suitable and optimum for DC/DC power application.

CH-1	BV_{DSS}	30V
	$R_{DS(ON)}$	6.2m Ω
	I_D	72A
CH-2	BV_{DSS}	30V
	$R_{DS(ON)}$	10m Ω
	I_D	45A



Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		Channel-1	Channel-2	
V_{DS}	Drain-Source Voltage	30	30	V
V_{GS}	Gate-Source Voltage	± 20	± 20	V
$I_D@T_C=25^\circ C$	Continuous Drain Current	72	45	A
$I_D@T_A=25^\circ C$	Continuous Drain Current ³	18	14.1	A
$I_D@T_A=70^\circ C$	Continuous Drain Current ³	14	11.2	A
I_{DM}	Pulsed Drain Current ¹	72	60	A
$P_D@T_A=25^\circ C$	Total Power Dissipation	3		W
T_{STG}	Storage Temperature Range	-55 to 150		$^\circ C$
T_J	Operating Junction Temperature Range	-55 to 150		$^\circ C$

Thermal Data

Symbol	Parameter	Value	Unit
Rthj-c (CH-1)	Maximum Thermal Resistance, Junction-case	2.5	$^\circ C/W$
Rthj-c (CH-2)	Maximum Thermal Resistance, Junction-case	4.0	$^\circ C/W$
Rthj-a	Maximum Thermal Resistance, Junction-ambient ³	42	$^\circ C/W$



CH-1 Electrical Characteristics @T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	30	-	-	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =18A	-	-	6.2	mΩ
		V _{GS} =4.5V, I _D =12A	-	-	12.5	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	1	-	3	V
g _{fs}	Forward Transconductance	V _{DS} =10V, I _D =18A	-	32	-	S
I _{DSS}	Drain-Source Leakage Current	V _{DS} =30V, V _{GS} =0V	-	-	10	uA
I _{GSS}	Gate-Source Leakage	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
Q _g	Total Gate Charge ²	I _D =18A	-	10	16	nC
Q _{gs}	Gate-Source Charge	V _{DS} =24V	-	2.5		nC
Q _{gd}	Gate-Drain ("Miller") Charge	V _{GS} =4.5V	-	5.5		nC
t _{d(on)}	Turn-on Delay Time ²	V _{DS} =15V	-	7	-	ns
t _r	Rise Time	I _D =18A	-	60	-	ns
t _{d(off)}	Turn-off Delay Time	R _G =3.3Ω, V _{GS} =10V	-	18	-	ns
t _f	Fall Time	R _D =0.833Ω	-	5	-	ns
C _{iss}	Input Capacitance	V _{GS} =0V	-	945	1510	pF
C _{oss}	Output Capacitance	V _{DS} =25V	-	295	-	pF
C _{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	110	-	pF
R _g	Gate Resistance	f=1.0MHz	-	1.3	2	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =2.5A, V _{GS} =0V	-	-	1.2	V
t _{rr}	Reverse Recovery Time ²	I _S =10A, V _{GS} =0V,	-	30	-	ns
Q _{rr}	Reverse Recovery Charge	dI/dt=100A/μs	-	27	-	nC

**CH-2 Electrical Characteristics @T_j=25°C(unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	30	-	-	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =12A	-	-	10	mΩ
		V _{GS} =4.5V, I _D =8A	-	-	22	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	1	-	3	V
g _{fs}	Forward Transconductance	V _{DS} =10V, I _D =12A	-	30	-	S
I _{DSS}	Drain-Source Leakage Current	V _{DS} =30V, V _{GS} =0V	-	-	10	uA
I _{GSS}	Gate-Source Leakage	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
Q _g	Total Gate Charge ²	I _D =12A	-	5.7	9.2	nC
Q _{gs}	Gate-Source Charge	V _{DS} =24V	-	1.4	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge	V _{GS} =4.5V	-	3.2	-	nC
t _{d(on)}	Turn-on Delay Time ²	V _{DS} =15V	-	6	-	ns
t _r	Rise Time	I _D =12A	-	56	-	ns
t _{d(off)}	Turn-off Delay Time	R _G =3.3Ω, V _{GS} =10V	-	14	-	ns
t _f	Fall Time	R _D =1.25Ω	-	3.5	-	ns
C _{iss}	Input Capacitance	V _{GS} =0V	-	505	810	pF
C _{oss}	Output Capacitance	V _{DS} =25V	-	180	-	pF
C _{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	70	-	pF
R _g	Gate Resistance	f=1.0MHz	-	2.6	4	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =2.5A, V _{GS} =0V	-	-	1.2	V
t _{rr}	Reverse Recovery Time ²	I _S =10A, V _{GS} =0V,	-	24	-	ns
Q _{rr}	Reverse Recovery Charge	dI/dt=100A/μs	-	18	-	nC

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.R_{thja} is determined with the device, mounted on 2oz FR4 board t ≤ 10s.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.



Channel-1




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature



Channel-1




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform




Fig 12. Gate Charge Waveform



Channel-2




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature



Channel-2




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform




Fig 12. Gate Charge Waveform