



N-channel MOSFET**Features**

- High ruggedness
- $R_{DS(ON)}$ (Max 5.6 Ω)@ $V_{GS}=10V$
- Gate Charge (Typical 7.7nC)
- Improved dv/dt Capability
- 100% Avalanche Tested



1. Gate 2. Drain 3. Source

BV_{DSS} : 650V
I_D : 2.0A
R_{DS(ON)} : 5.6ohm

**General Description**

This power MOSFET is produced with advanced VDMOS technology of SAMWIN. This technology enable power MOSFET to have better characteristics, such as fast switching time, low on resistance, low gate charge and especially excellent avalanche characteristics. This power MOSFET is usually used at high efficient DC to DC converter block and SMPS. It's typical application is TV and monitor.

Order Codes

| Item | Sales Type | Marking | Package | Packaging |
|------|------------|---------|---------|-----------|
| 1 | SW F 2N65B | SW2N65 | TO-220F | TUBE |

Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|----------------|--|-------------|---------------|
| V_{DSS} | Drain to Source Voltage | 650 | V |
| I_D | Continuous Drain Current (@ $T_C=25^\circ C$) | 2.0* | A |
| | Continuous Drain Current (@ $T_C=100^\circ C$) | 1.0* | A |
| I_{DM} | Drain current pulsed (note 1) | 8.4 | A |
| V_{GS} | Gate to Source Voltage | ± 30 | V |
| E_{AS} | Single pulsed Avalanche Energy (note 2) | 145 | mJ |
| E_{AR} | Repetitive Avalanche Energy (note 1) | 20 | mJ |
| dv/dt | Peak diode Recovery dv/dt (note 3) | 4.5 | V/ns |
| P_D | Total power dissipation (@ $T_C=25^\circ C$) | 16.7 | W |
| | Derating Factor above 25°C | 0.13 | W/ $^\circ C$ |
| T_{STG}, T_J | Operating Junction Temperature & Storage Temperature | -55 ~ + 150 | $^\circ C$ |
| T_L | Maximum Lead Temperature for soldering purpose, 1/8 from Case for 5 seconds. | 300 | $^\circ C$ |

*. Drain current is limited by junction temperature.

Thermal characteristics

| Symbol | Parameter | Value | Unit |
|------------|---|-------|--------------|
| R_{thjc} | Thermal resistance, Junction to case | 7.4 | $^\circ C/W$ |
| R_{thcs} | Thermal resistance, Case to Sink | - | $^\circ C/W$ |
| R_{thja} | Thermal resistance, Junction to ambient | 50 | $^\circ C/W$ |

Electrical characteristic ($T_C = 25^\circ\text{C}$ unless otherwise specified)

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|--|---|---|------|------|------|---------------------------|
| Off characteristics | | | | | | |
| BV_{DSS} | Drain to source breakdown voltage | $V_{\text{GS}}=0\text{V}, I_D=250\mu\text{A}$ | 650 | - | - | V |
| $\Delta \text{BV}_{\text{DSS}} / \Delta T_J$ | Breakdown voltage temperature coefficient | $I_D=250\mu\text{A}$, referenced to 25°C | - | 0.81 | - | $\text{V}/^\circ\text{C}$ |
| $I_{\text{DS}}^{\text{SS}}$ | Drain to source leakage current | $V_{\text{DS}}=650\text{V}, V_{\text{GS}}=0\text{V}$ | - | - | 1 | μA |
| | | $V_{\text{DS}}=520\text{V}, T_C=125^\circ\text{C}$ | - | - | 10 | μA |
| I_{GSS} | Gate to source leakage current, forward | $V_{\text{GS}}=30\text{V}, V_{\text{DS}}=0\text{V}$ | - | - | 100 | nA |
| | Gate to source leakage current, reverse | $V_{\text{GS}}=-30\text{V}, V_{\text{DS}}=0\text{V}$ | - | - | -100 | nA |
| On characteristics | | | | | | |
| $V_{\text{GS(TH)}}$ | Gate threshold voltage | $V_{\text{DS}}=V_{\text{GS}}, I_D=250\mu\text{A}$ | 2.0 | - | 4.0 | V |
| $R_{\text{DS(ON)}}$ | Drain to source on state resistance | $V_{\text{GS}}=10\text{V}, I_D = 1\text{A}$ | | 4.5 | 5.6 | Ω |
| G_{fs} | Forward Transconductance | $V_{\text{DS}} = 40\text{ V}, I_D = 1\text{ A}$ | 1 | | | S |
| Dynamic characteristics | | | | | | |
| C_{iss} | Input capacitance | $V_{\text{GS}}=0\text{V}, V_{\text{DS}}=25\text{V}, f=1\text{MHz}$ | - | | 260 | pF |
| C_{oss} | Output capacitance | | - | | 40 | |
| C_{rss} | Reverse transfer capacitance | | - | | 12 | |
| $t_{\text{d(on)}}$ | Turn on delay time | $V_{\text{DS}}=325\text{V}, I_D=2.0\text{A}, R_G=25\Omega$ (note 4,5) | - | 9 | 35 | ns |
| t_{r} | Rising time | | - | 23 | 40 | |
| $t_{\text{d(off)}}$ | Turn off delay time | | - | 12 | 50 | |
| t_f | Fall time | | - | 22 | 50 | |
| Q_g | Total gate charge | | - | 7.7 | 16 | nC |
| Q_{gs} | Gate-source charge | $V_{\text{DS}}=520\text{V}, V_{\text{GS}}=10\text{V}, I_D=2.0\text{A}$ (note 4,5) | - | 2.1 | - | |
| Q_{gd} | Gate-drain charge | | - | 4.6 | - | |

Source to drain diode ratings characteristics

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-----------------|-----------------------------|---|------|------|------|------|
| I_S | Continuous source current | Integral reverse p-n Junction diode in the MOSFET | - | - | 2.0 | A |
| I_{SM} | Pulsed source current | | - | - | 8.4 | A |
| V_{SD} | Diode forward voltage drop. | $I_S=2.0\text{A}, V_{\text{GS}}=0\text{V}$ | - | - | 1.5 | V |
| T_{rr} | Reverse recovery time | $I_S=2.0\text{A}, V_{\text{GS}}=0\text{V},$ $dI_F/dt=100\text{A/us}$ | - | 351 | - | ns |
| Q_{rr} | Reverse recovery Charge | | - | 1.5 | - | uC |

※. Notes

1. Repetitive rating : pulse width limited by junction temperature.
2. $L = 72.5\text{mH}, I_{AS} = 2\text{A}, V_{DD} = 50\text{V}, R_G=25\Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq 2\text{A}, dI/dt = 100\text{A/us}, V_{DD} \leq \text{BV}_{\text{DSS}}$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse Width $\leq 300\text{us}$, duty cycle $\leq 2\%$
5. Essentially independent of operating temperature.







Fig. 1. On-state characteristics**Fig. 2. On-resistance variation vs. drain current and gate voltage****Fig. 3. Gate charge characteristics****Fig. 4. On state current vs. diode forward voltage****Fig 5. Breakdown Voltage Variation vs. Junction Temperature****Fig. 6. On resistance variation vs. junction temperature**





Fig. 7. Maximum safe operating area (TO-220F)**Fig. 8. Transient thermal response curve****Fig. 9. Gate charge test circuit & waveform****Fig. 10. Switching time test circuit & waveform**

Fig. 12. Peak diode recovery dv/dt test circuit & waveform




Fig. 12. Peak diode recovery dv/dt test circuit & waveform

