


## FEATURES

- Avalanche Rugged Technology
- Rugged Gate Oxide Technology
- Lower Input Capacitance
- Improved Gate Charge
- Extended Safe Operating Area
- 175°C Operating Temperature
- Lower Leakage Current : 10  $\mu$ A (Max.) @  $V_{DS} = 60V$
- Lower  $R_{DS(ON)}$  : 0.02  $\Omega$  (Typ.)

$$BV_{DSS} = 60 V$$

$$R_{DS(on)} = 0.025 \Omega$$

$$I_D = 50 A$$



## Absolute Maximum Ratings

Symbol	Characteristic	Value	Units
$V_{DSS}$	Drain-to-Source Voltage	60	V
$I_D$	Continuous Drain Current ( $T_C=25^\circ C$ )	50	A
	Continuous Drain Current ( $T_C=100^\circ C$ )	35	
$I_{DM}$	Drain Current-Pulsed ①	175	A
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulsed Avalanche Energy ②	857	mJ
$I_{AR}$	Avalanche Current ①	50	A
$E_{AR}$	Repetitive Avalanche Energy ①	12.5	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.5	V/ns
$P_D$	Total Power Dissipation ( $T_A=25^\circ C$ )*	3.8	W
	Total Power Dissipation ( $T_C=25^\circ C$ )	125	W
	Linear Derating Factor	0.83	W/ $^\circ C$
$T_J, T_{STG}$	Operating Junction and Storage Temperature Range	- 55 to +175	$^\circ C$
$T_L$	Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5-seconds	300	

## Thermal Resistance

Symbol	Characteristic	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	1.2	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient *	--	40	
$R_{\theta JA}$	Junction-to-Ambient	--	62.5	

\* When mounted on the minimum pad size recommended (PCB Mount).

### Electrical Characteristics ( $T_C=25^\circ\text{C}$ unless otherwise specified)







Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
$BV_{DSS}$	Drain-Source Breakdown Voltage	60	--	--	V	$V_{GS}=0V, I_D=250\mu A$
$\Delta BV/\Delta T_J$	Breakdown Voltage Temp. Coeff.	--	0.056	--	V/ $^\circ\text{C}$	$I_D=250\mu A$ <b>See Fig 7</b>
$V_{GS(th)}$	Gate Threshold Voltage	1.0	--	2.0	V	$V_{DS}=5V, I_D=250\mu A$
$I_{GSS}$	Gate-Source Leakage, Forward	--	--	100	nA	$V_{GS}=20V$
	Gate-Source Leakage, Reverse	--	--	-100		$V_{GS}=-20V$
$I_{DSS}$	Drain-to-Source Leakage Current	--	--	10	$\mu A$	$V_{DS}=60V$
		--	--	100		$V_{DS}=48V, T_C=150^\circ\text{C}$
$R_{DS(on)}$	Static Drain-Source On-State Resistance	--	--	0.025	$\Omega$	$V_{GS}=5V, I_D=25A$ ④
$g_{fs}$	Forward Transconductance	--	40	--	$\text{S}$	$V_{DS}=30V, I_D=25A$ ④
$C_{iss}$	Input Capacitance	--	1530	1990	pF	$V_{GS}=0V, V_{DS}=25V, f=1\text{MHz}$ <b>See Fig 5</b>
$C_{oss}$	Output Capacitance	--	555	640		
$C_{rss}$	Reverse Transfer Capacitance	--	225	260		
$t_{d(on)}$	Turn-On Delay Time	--	14	40	ns	$V_{DD}=30V, I_D=50A,$ $R_G=4.6\Omega$ <b>See Fig 13</b> ④ ⑤
$t_r$	Rise Time	--	24	60		
$t_{d(off)}$	Turn-Off Delay Time	--	43	95		
$t_f$	Fall Time	--	37	85		
$Q_g$	Total Gate Charge	--	42	55	nC	$V_{DS}=48V, V_{GS}=5V,$ $I_D=50A$ <b>See Fig 6 &amp; Fig 12</b> ④ ⑤
$Q_{gs}$	Gate-Source Charge	--	12	--		
$Q_{gd}$	Gate-Drain( "Miller" ) Charge	--	20	--		

### Source-Drain Diode Ratings and Characteristics

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
$I_S$	Continuous Source Current	--	--	50	A	Integral reverse pn-diode in the MOSFET
$I_{SM}$	Pulsed-Source Current ①	--	--	175		
$V_{SD}$	Diode Forward Voltage ④	--	--	1.8	V	$T_J=25^\circ\text{C}, I_S=50A, V_{GS}=0V$
$t_{rr}$	Reverse Recovery Time	--	72	--	ns	$T_J=25^\circ\text{C}, I_F=50A$
$Q_{rr}$	Reverse Recovery Charge	--	0.133	--	$\mu\text{C}$	$di_F/dt=100A/\mu\text{s}$ ④

#### Notes ;

- ① Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature
- ②  $L=0.4\text{mH}, I_{AS}=50A, V_{DD}=25V, R_G=27\Omega,$  Starting  $T_J=25^\circ\text{C}$
- ③  $I_{SD} \leq 50A, di/dt \leq 350A/\mu\text{s}, V_{DD} \leq BV_{DSS},$  Starting  $T_J=25^\circ\text{C}$
- ④ Pulse Test : Pulse Width = 250  $\mu\text{s}$ , Duty Cycle  $\leq 2\%$
- ⑤ Essentially Independent of Operating Temperature










Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms




Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms




Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms

