

M-MOS Semiconductor Hong Kong Limited

20V P-Channel Enhancement-Mode MOSFET

 $V_{DS} = -20V$

 $R_{DS(ON)}$, V_{gs} @-1.8V, I_{ds} @-2.0A = 130m Ω


 $R_{DS(ON)}$, V_{qs} @-2.5V, I_{ds} @-2.0A = 100m Ω

 $R_{DS(ON)}$, V_{qs} @-4.5V, I_{ds} @-2.8A = 70m Ω

Features


Advanced trench process technology High Density Cell Design For Ultra Low On-Resistance

SOT-23



Top View

Internal Schematic Diagram



P-Channel MOSFET

Maximum Ratings and Thermal Characteristics (T_A = 25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit		
Drain-Source Voltage	V _{DS}	-20	V		
Gate-Source Voltage	V _{GS}	± 12	V		
Continuous Drain Current 1)		I _D	-2.8	A	
Pulsed Drain Current 2)	I _{DM}	-8			
Maximum Power Dissipation	TA = 25°C	P _D	1.25	W	
	TA = 75°C	FD	0.8		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150	°C	
Junction-to-Ambient Thermal Resistance (PCB mounted) 3)		$R_{ heta JA}$	140	°C/W	

Note: 1. Fused current that based on wire numbers and diameter

2. Repetitive Rating: Pulse width limited by the maximum junction temperature

3. 1-in² 2oz Cu PCB board

V 1.4



Package Data Sheet


P-Channel Enhancement-Mode MOSFET

ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
Static								
Drain-Source Breakdown Voltage	BV _{DSS}	$V_{GS} = 0V, I_D = 250uA$	-20	-29		V		
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = -1.8V, I_D = -2.0A$		94	130.0	mR		
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = -2.5V, I_D = -2.0A$		73	100.0			
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = -4.5V, I_D = -2.8A$		62	70.0			
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250uA$	-0.4	-0.64	-1.4	V		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = -20V$, $V_{GS} = 0V$			-1	uA		
Gate Body Leakage	I _{GSS}	$V_{GS} = \pm 12V, V_{DS} = 0V$			±100	nA		
Dynamic ³⁾	·			•				
Total Gate Charge	Q_g	$V_{DS} = -6V, I_{D} = -2.8A$ $V_{GS} = -4.5V$		7.3		nC		
Gate-Source Charge	Q_{gs}			2.4				
Gate-Drain Charge	Q_{gd}			1				
Turn-On Delay Time	t _{d(on)}	V_{DD} = -6V, RL=6 Ω I_D = -1A, V_{GEN} = -4.5V R_G = 6 Ω		7.2		ns		
Turn-On Rise Time	t _r			2.9				
Turn-Off Delay Time	t _{d(off)}			87				
Turn-Off Fall Time	t _f			34				
Input Capacitance	C _{iss}	$V_{DS} = -6V, V_{GS} = 0V$ f = 1.0 MHz		732		pF		
Output Capacitance	C _{oss}			83				
Reverse Transfer Capacitance	C _{rss}			67				
Source-Drain Diode								
Max. Diode Forward Current	Is				-1.6	Α		
Diode Forward Voltage	V _{SD}	I _S = -1.6A, V _{GS} = 0V				V		

Note: Pulse test: pulse width <= 300us, duty cycle<= 2%

^{3.} Guaranteed by design; not subject to production testing



V 1.4



Notice

- 1. Specification of the products displayed herein are subject to change without notice. Continuous development may necessitate changes in technical data without notice. M-MOS Semiconductor Sdn. Bhd. or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.
- 2. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

V 1.4