

M-MOS Semiconductor Hong Kong Limited

30V P- Channel Enhancement-Mode MOSFET

 $V_{DS} = -30V$


 $R_{DS(ON)}$, V_{gs} @-10V, I_{ds} @-5.7A = 42m Ω

 $R_{DS(ON)}$, $V_{gs}@-4.5V$, $I_{ds}@-4.4A = 70m\Omega$


Features

Advanced trench process technology High Density Cell Design For Ultra Low On-Resistance Improved Shoot-Through FOM





Internal Schematic Diagram



Top View

P-Channel MOSFET

Maximum Ratings and Thermal Characteristics ($T_A = 25^{\circ}$ C unless otherwise noted)

Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V _{DS}	-30	V	
Gate-Source Voltage	V _{GS}	± 20	V		
Continuous Drain Current		I _D	-5.7		
Pulsed Drain Current 1)		I _{DM}	-30	А	
Maximum Power Dissipation	TA = 25°C	В	2.5	W	
	TA = 75°C	P_{D}	1.6		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150	°C	
Junction-to-Ambient Thermal Resistance (PCB mounted) 2)		$R_{ hetaJA}$	62.5	°C/W	

Note: 1. Repetitive Rating: Pulse width limited by the maximum junction temperature

V 1.2

^{2. 1-}in² 2oz Cu PCB board



Data Sheet


P-Channel Enhancement-Mode MOSFET

ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Static						
Drain-Source Breakdown Voltage	BV _{DSS}	$V_{GS} = 0V, I_D = -250uA$	-30			V
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = -10V, I_D = -5.7A$		33	42	mΩ
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = -4.5V, I_D = -4.4A$		56	70	
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = -250$ uA	-1	-1.35	-3	V
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = -30V, V_{GS} = 0V$			-1	uA
Gate Body Leakage	I _{GSS}	$V_{GS} = \pm 20V, V_{DS} = 0V$			± 100	nA
Dynamic ³⁾						
Total Gate Charge	Q_g	V_{DS} =-15V, I_{D} = -4.9A V_{GS} = -10V		18.3		nC
Gate-Source Charge	Q_{gs}			2.4		
Gate-Drain Charge	Q_{gd}			3.1		
Turn-On Delay Time	t _{d(on)}	$V_{DD} = -15V, I_{D} = -1A$ $V_{GEN} = -10V, R_{G} = 6\Omega$		12.4		ns
Turn-On Rise Time	t _r			8.5		
Turn-Off Delay Time	t _{d(off)}			41.1		
Turn-Off Fall Time	t _f			6.9		
Input Capacitance	C _{iss}	$V_{DS} = -15V, V_{GS} = 0V$ f = 1.0 MHz		971.5		pF
Output Capacitance	C _{oss}			235.1		
Reverse Transfer Capacitance	C _{rss}			82.7		
Source-Drain Diode						
Max. Diode Forward Current	I _S				-2.3	А
Diode Forward Voltage	V _{SD}	$I_S = -2.3A, V_{GS} = 0V$			-1.2	V

Note: Pulse test: pulse width <= 300us, duty cycle<= 2%

^{3.} Guaranteed by design; not subject to production testing



V 1.2



Notice

- 1. Specification of the products displayed herein are subject to change without notice. Continuous development may necessitate changes in technical data without notice. M-MOS Semiconductor Sdn. Bhd. or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.
- 2. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

V 1.2