# Product Preview

# HDTMOS E-FET™ High Energy Power FET D2PAK for Surface Mount


#### N-Channel Enhancement-Mode Silicon Gate


This advanced high voltage TMOS E-FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications in power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- · Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor-Absorbs High Energy in the Avalanche Mode
- ESD Protected. 400 V Machine Model Level and 4000 V Human Body Model Level.



TMOS POWER FET 35 AMPERES 60 VOLTS RDS(on) = 26 m $\Omega$ 





#### **MAXIMUM RATINGS** (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 1.0 \text{ M}\Omega$ )	VDGR	60	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive (t <sub>p</sub> ≤ 10 ms)	VGS VGSM	±15 ±20	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t <sub>p</sub> ≤ 10 μs)	I <sub>D</sub> ID	35 22.8 105	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T <sub>A</sub> = 25°C (1)	P <sub>D</sub>	94 0.63 3.0	Watts W/°C
Operating and Storage Temperature Range	TJ, T <sub>Stg</sub>	- 55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ ( $V_{DD} = 25 \text{ Vdc}$ , $V_{DS} = 60 \text{ Vdc}$ , $V_{GS} = 5.0 \text{ Vdc}$ , Peak $I_L = 35 \text{ Apk}$ , $L = 0.3 \text{ mH}$ , $R_G = 25 \Omega$ )	EAS	184	mJ
Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R <sub>θ</sub> JC R <sub>θ</sub> JA R <sub>θ</sub> JA	1.6 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

<sup>(1)</sup> When surface mounted to an FR4 board using the minimum recommended pad size.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

E-FET and Designer's are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc. Thermal Clad is a trademark of the Bergquist Company.




### MTB35N06ZL

## **ELECTRICAL CHARACTERISTICS** ( $T_C = 25$ °C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (Cpk $\geq$ 3.0) (VGS = 0 Vdc, ID = 250 $\mu$ Adc) Temperature Coefficient (Positive	•	V(BR)DSS	60 —	— 52	_ _	Vdc mV/°C
Zero Gate Voltage Drain Current (VDS = 60 Vdc, VGS = 0 Vdc) (VDS = 60 Vdc, VGS = 0 Vdc, TJ = 125°C)		IDSS		_ _	10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0)		IGSS	_	_	5.0	μAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (Cpk $\geq$ 3.0) (VDS = VGS, ID = 250 $\mu$ Adc) Threshold Temperature Coefficient (Negative)		VGS(th)	1.0 —	1.5 4.0	2.0 —	Vdc mV/°C
Static Drain-to-Source On-Resista (Cpk $\geq$ 2.0) (V <sub>GS</sub> = 5.0 Vdc, I <sub>D</sub> = 11.5 Adc)	ance	R <sub>DS(on)</sub>	_	22	26	mΩ
Drain-to-Source On-Voltage (V <sub>GS</sub> (I <sub>D</sub> = 23 Adc) (I <sub>D</sub> = 11.5 Adc, T <sub>J</sub> = 125°C)	s = 5.0 Vdc)	V <sub>DS(on)</sub>	_ _	0.78 0.7	1.1 1.0	Vdc
Forward Transconductance (VDS =	4.0 Vdc, I <sub>D</sub> = 11.5 Adc)	9FS	10	12	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C <sub>iss</sub>	1	1600	1	pF
Output Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>oss</sub>	_	560	_	
Transfer Capacitance	,	C <sub>rss</sub>	_	140	_	
SWITCHING CHARACTERISTICS (2	2)					
Turn-On Delay Time		<sup>t</sup> d(on)	1	40		ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 23 \text{ Adc},$	t <sub>r</sub>		250		
Turn-Off Delay Time	$V_{GS(on)} = 5.0 \text{ Vdc},$ $R_{G} = 9.1 \Omega)$	<sup>t</sup> d(off)	_	130		1
Fall Time		t <sub>f</sub>	_	170		]
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 23 Adc, V <sub>GS</sub> = 5.0 Vdc)	Q <sub>T</sub>	_	45		nC
		Q <sub>1</sub>	_	8.0	_	
		Q <sub>2</sub>	_	22	_	
		Q <sub>3</sub>	1	19	1	
SOURCE-DRAIN DIODE CHARACT	TERISTICS					
Forward On–Voltage	$(I_S = 23 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 23 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V <sub>SD</sub>	_ _	0.92 0.81	1.1 —	Vdc
Reverse Recovery Time	(1s = 23 Adc. Vcs = 0 Vdc.	t <sub>rr</sub>	_	43	_	ns
		ta	_	24		
	$(I_S = 23 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ı a				-1
	$(I_S = 23 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A/}\mu\text{s})$	t <sub>b</sub>	_	20	_	
Reverse Recovery Stored Charge			_ _	20 0.055	_	μC
Reverse Recovery Stored Charge INTERNAL PACKAGE INDUCTANC	dlg/dt = 100 A/μs)	t <sub>b</sub>				μC
· · ·	$dI_S/dt = 100 \text{ A/}\mu\text{s})$ E  tab to center of die)	t <sub>b</sub>				μC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

#### **PACKAGE DIMENSIONS**



#### MTB35N06ZL

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

**USA/EUROPE**: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609 INTERNET: http://Design-NET.com

**JAPAN**: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

**HONG KONG:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



